

# Hardware Documentation

*PicoCore™ MX8MP  
for HW Revision 1.00*

## Preliminary

Version 003  
(2021-07-08)



**Elektronik  
Systeme**

© F&S Elektronik Systeme GmbH  
Untere Waldplätze 23  
D-70569 Stuttgart  
Phone: +49(0)711-123722-0  
Fax: +49(0)711-123722-99

# About This Document

This document describes how to use the [PicoCore™MX8MP](#) board with mechanical and electrical information. The latest version of this document can be found at:

<http://www.fs-net.de>.

This document is written for the PicoCoreMX8MP which are given in the table below.

Related Modules
<a href="#">PicoCore™MX8MP-V1-LIN</a>
<a href="#">PicoCore™MX8MP-V2-LIN</a>
<a href="#">PicoCore™MX8MP-V3I-LIN</a>
<a href="#">PicoCore™MX8MP-V3XI-LIN</a>
<a href="#">PicoCore™MX8MP-V4I-LIN</a>
<a href="#">PicoCore™MX8MP-V4XI-LIN</a>

## ESD Requirements



All F&S hardware products are ESD (electrostatic sensitive devices). All products are handled and packaged according to ESD guidelines. Please do not handle or store ESD-sensitive material in ESD-unsafe environments. Negligent handling will harm the product and warranty claims become void.

## History

Date	V	Platform	A,M,R	Chapter	Description	Au
22.03.2021	001	All		-	Initial Version	MD
19.05.2021	002	All	M	3.1, 4.6	Minor Corrections	MD
08.07.2021	003	All	M	3.1, 4.8	Corrections on Audio_B Signals	MD

V           Version  
A,M,R      Added, Modified, Removed  
Au         Author

# Table of Contents

<b>About This Document</b>	<b>2</b>
<b>ESD Requirements</b>	<b>2</b>
<b>History</b>	<b>2</b>
<b>Table of Contents</b>	<b>3</b>
<b>1 Block diagram</b>	<b>5</b>
<b>2 Mechanical Dimension</b>	<b>6</b>
2.1 SMT Steel Spacer .....	7
<b>3 Interface and signal description</b>	<b>8</b>
3.1 B2B connectors .....	8
<b>4 Interfaces</b>	<b>16</b>
4.1 USB Interface (2.0 & 3.0) .....	16
4.2 SD Card Interface .....	18
4.3 Serial Peripheral Interface (SPI).....	20
4.4 I2C Interface .....	21
4.5 Serial Interface (UART) .....	22
4.6 CAN Interface .....	23
4.7 Ethernet .....	24
4.7.1 Ethernet Interface with Gbit PHY .....	24
4.7.2 Ethernet RGMII Interface.....	25
4.8 Audio .....	27
4.9 PCIE Interface .....	30
4.10 Display Interface .....	31
4.10.1 Display Channel A (MIPI-DSI or LVDS) .....	32
4.10.2 Display Channel B (HDMI or LVDS).....	33
4.11 Camera Serial Interface (MIPI-CSI).....	34
4.12 WLAN and Bluetooth Interface .....	35
4.13 GPIO.....	35
4.14 JTAG .....	37
4.15 Power and Power Control Pins.....	38
<b>5 Flash</b>	<b>39</b>
5.1 eMMC Flash .....	39
<b>6 Real Time Clock (RTC)</b>	<b>39</b>
<b>7 Secure Authenticator IC</b>	<b>39</b>
<b>8 Electrical characteristic</b>	<b>40</b>



8.1	Absolute maximum ratings .....	40
8.2	DC Electrical Characteristics .....	40
<b>9</b>	<b>Thermal Specification</b>	<b>41</b>
<b>10</b>	<b>Review Service</b>	<b>42</b>
<b>11</b>	<b>ESD and EMC Implementing</b>	<b>42</b>
<b>12</b>	<b>Second source rules</b>	<b>42</b>
<b>13</b>	<b>Power Consumption and Cooling</b>	<b>43</b>
<b>14</b>	<b>Storage conditions</b>	<b>43</b>
<b>15</b>	<b>ROHS and REACH Statement</b>	<b>43</b>
<b>16</b>	<b>Packaging</b>	<b>44</b>
<b>17</b>	<b>Matrix Code Sticker</b>	<b>44</b>
<b>18</b>	<b>Appendix</b>	<b>45</b>
	Important Notice .....	45
	Warranty Terms.....	45
<b>19</b>	<b>Content</b>	<b>47</b>



# 1 Block diagram




Figure 1: Block Diagram

## 2 Mechanical Dimension




Figure 2: Mechanical Dimension from bottom side (dimensions in mm)

Dimensions	Description
Size	40mm x 35mm
PCB Thickness	1.2mm $\pm$ 0.1mm
Height of the parts on the top side	Max. 5mm
Height of the parts on the bottom side	Max. 1.4mm
Weight	14gr

Table 1: Mechanical Dimensions

3D Step model available, please contact [support@fs-net.de](mailto:support@fs-net.de)

## 2.1 SMT Steel Spacer

For mounting we recommend SMT Steel Spacer from supplier “Würth Elektronik” order number “9774015243R”. This part is in stock and can be ordered via web shop.

Data sheet and 3D model (STP) is available on our [website](#).

If you use different stacking high, you have to change the Spacer.




Figure 3: WE SMT Steel Spacer

## 3 Interface and signal description

### 3.1 B2B connectors

PicoCoreMX8MP is using two 100 pin connectors (J1/J2) and one 30 pin (J3) connector from manufacturer Hirose.

Part number J1/J2: DF40C-100DP-0.4V.

Part number for the counterpart J1/J2: DF40C-100DS-0.4V

Part number J3: DF40C-30DP-0.4V.

Part number for the counterpart J3: DF40C-30DS-0.4V

With this combination you get minimal stacking height of 1,5mm. Other possible stacking height by using different counterpart connector is: 3mm. The connector with 1,5mm stacking height is available at F&S and can be ordered in web shop.

Connector J1/J2 is compatible to J1/J2 of PicoCoreMX8MM (NXP i.MX8M Mini) and PicoCoreMX8MN (NXP i.MX8M Nano) and PicoCoreMX6UL100 (NXP i.MX6UL).

Connector J3 is optional and only mounted in configurations with USB 3.0 and 2x MIPI-CSI.

Pin	Signal	CPU Pad	I/O	Voltage	Description	
<b>J1</b>						
J1	1	I2C_B_IRQ	GPIO1_IO13	I	3.3V	I2C_B Interrupt
J1	2	GPIO_J1_2	GPIO1_IO15	I/O	3.3V	Standard GPIO
J1	3	I2C_B_SCL	I2C4_SCL	O	3.3V	I2C_B Serial Clock
J1	4	I2C_A_SCL	HDMI_HPD	O	3.3V	I2C_A Serial Clock
J1	5	I2C_B_SDA	I2C4_SDA	I/O	3.3V	I2C_B Serial Data
J1	6	I2C_A_SDA	HDMI_CEC	I/O	3.3V	I2C_A Serial Data
J1	7	GPIO_J1_7	SPDIF_EXT_CLK	I/O	3.3V	Standard GPIO
J1	8	GND		PWR	GND	
J1	9	BL_ON	SPDIF_TX	O	3.3V	Backlight Enable
J1	10	CAN_A_RX	HDMI_DDC_SDA	I	3.3V	CAN_A Data Receive
J1	11	BL_PWM	SPDIF_RX	O	3.3V	Backlight PWM
J1	12	CAN_A_TX	HDMI_DDC_SCL	O	3.3V	CAN_A Data Transmit
J1	13	VLCD_ON	SAI3_MCLK	O	3.3V	VLCD Enable
J1	14	UART_A_RTS	UART4_RXD	O	3.3V	UART_A Ready to Send
J1	15	GND		PWR	GND	
J1	16	UART_A_CTS	UART4_TXD	I	3.3V	UART_A Clear to Send
J1	17	DSI_A_CLK_P	MIPI_DSI1_CLK_P LVDS0_CLK_P	O	1.8V	MIPI-DSI Clock+ LVDS0 Clock+
J1	18	UART_A_RXD	SAI3_TXFS	I	3.3V	UART_A Data Receive
J1	19	DSI_A_CLK_N	MIPI_DSI1_CLK_N LVDS0_CLK_N	O	1.8V	MIPI-DSI Clock- LVDS0 Clock-
J1	20	UART_A_TXD	SAI3_TXC	O	3.3V	UART_A Data Transmit



	Pin	Signal	CPU Pad	I/O	Voltage	Description
J1	21		GND	PWR		GND
J1	22	UART_B_RTS	NAND_DATA02	O	3.3V	UART_B Ready to Send
J1	23	DSI_A_DATA0_P	MIPI_DSI1_D0_P LVDS0_D0_P	O	1.8V	MIPI-DSI Data0+ LVDS0 Data0+
J1	24	UART_B_CTS	NAND_DATA03	I	3.3V	UART_B Clear to Send
J1	25	DSI_A_DATA0_N	MIPI_DSI1_D0_N LVDS0_D0_N	O	1.8V	MIPI-DSI Data0- LVDS0 Data0-
J1	26	UART_B_RXD	NAND_DATA00	I	3.3V	UART_B Data Receive
J1	27		GND	PWR		GND
J1	28	UART_B_TXD	NAND_DATA01	O	3.3V	UART_B Data Transmit
J1	29	DSI_A_DATA1_P	MIPI_DSI1_D1_P LVDS0_D1_P	O	1.8V	MIPI-DSI Data1+ LVDS0 Data1+
J1	30	UART_C_RXD	SAI2_RXC	I	3.3V	UART_C Data Receive
J1	31	DSI_A_DATA1_N	MIPI_DSI1_D1_N LVDS0_D1_N	O	1.8V	MIPI-DSI Data1- LVDS0 Data1-
J1	32	UART_C_TXD	SAI2_RXFS	O	3.3V	UART_C Data Transmit
J1	33		GND	PWR		GND
J1	34	UART_D_RXD	UART3_RXD	I	3.3V	UART_D Data Receive
J1	35	DSI_A_DATA2_P	MIPI_DSI1_D2_P LVDS0_D2_P	O	1.8V	MIPI-DSI Data2+ LVDS0 Data2+
J1	36	UART_D_TXD	UART3_TXD	O	3.3V	UART_D Data Transmit
J1	37	DSI_A_DATA2_N	MIPI_DSI1_D2_N LVDS0_D2_N	O	1.8V	MIPI-DSI Data2- LVDS0 Data2-
J1	38		GND	PWR		GND
J1	39		GND	PWR		GND
J1	40	I2C_C_SCL	ECSPI1_MISO	O	3.3V	I2C_C Serial Clock
J1	41	DSI_A_DATA3_P	MIPI_DSI1_D3_P LVDS0_D3_P	O	1.8V	MIPI-DSI Data3+ LVDS0 Data3+
J1	42	I2C_C_SDA	ECSPI1_SS0	I/O	3.3V	I2C_C Serial Data
J1	43	DSI_A_DATA3_N	MIPI_DSI1_D3_N LVDS0_D3_N	O	1.8V	MIPI-DSI Data3- LVDS0 Data3-
J1	44	GPIO_J1_44	NAND_ALE	I/O	3.3V	Standard GPIO
J1	45		GND	PWR		GND
J1	46	GPIO_J1_46	NAND_CE0_B	I/O	3.3V	Standard GPIO
J1	47	DSI_B_CLK_P*3	HDMI_TXC_P LVDS1_CLK_P	O	1.8V	HDMI TX Clock+ LVDS1 Clock+
J1	48	I2C_D_SCL	I2C3_SCL	O	3.3V	Shared I2C
J1	49	DSI_B_CLK_N	HDMI_TXC_N LVDS1_CLK_N	O	1.8V	HDMI TX Clock- LVDS1 Clock-
J1	50	I2C_D_SDA	I2C3_SDA	I/O	3.3V	Shared I2C
J1	51		GND	PWR		GND
J1	52	GPIO_J1_52	NAND_DQS	I/O	3.3V	Standard GPIO

Pin	Signal	CPU Pad	I/O	Voltage	Description	
J1	53	DSI_B_DATA0_P LVDS1_D0_P	O	1.8V	HDMI TX Data0+ LVDS1 Data0+	
J1	54	GPIO_J1_54	I/O	3.3V	Standard GPIO	
J1	55	DSI_B_DATA0_N LVDS1_D0_N	O	1.8V	HDMI TX Data0- LVDS1 Data0-	
J1	56	SPI_B_SS0	I/O	3.3V	SPI_B Slave Select	
J1	57	GND		PWR	GND	
J1	58	SPI_B_MISO	ECSPI2_MISO	I/O	3.3V	SPI_B Master In-Slave Out
J1	59	DSI_B_DATA1_P LVDS1_D1_P	O	1.8V	HDMI TX Data1+ LVDS1 Data1+	
J1	60	SPI_B_MOSI	ECSPI2_MOSI	I/O	3.3V	SPI_B Master Out-Slave In
J1	61	DSI_B_DATA1_N LVDS1_D1_N	O	1.8V	HDMI TX Data1- LVDS1 Data1-	
J1	62	SPI_B_SCLK	ECSPI2_SCLK	I/O	3.3V	SPI_B Serial Clock
J1	63	GND		PWR	GND	
J1	64	SPI_A_SS0	UART2_TXD	I/O	3.3V	SPI_A Slave Select
J1	65	DSI_B_DATA2_P LVDS1_D2_P	O	1.8V	HDMI TX Data2+ LVDS1 Data2+	
J1	66	SPI_A_MISO	UART2_RXD	I/O	3.3V	SPI_A Master In-Slave Out
J1	67	DSI_B_DATA2_N LVDS1_D2_N	O	1.8V	HDMI TX Data2- LVDS1 Data2-	
J1	68	SPI_A_MOSI	UART1_TXD	I/O	3.3V	SPI_A Master Out-Slave In
J1	69	GND		PWR	GND	
J1	70	SPI_A_SCLK	UART1_RXD	O	3.3V	SPI_A Serial Clock
J1	71	DSI_B_DATA3_P LVDS1_D3_P	O	1.8V	HDMI TX Data3+ LVDS1 Data3+	
J1	72	GND		PWR	GND	
J1	73	DSI_B_DATA3_N LVDS1_D3_N	O	1.8V	HDMI TX Data3- LVDS1 Data3-	
J1	74	CSI_A_CLK_P	MIPI_CSI1_CLK_P	I	1.8V	CSI_A Input Clock+
J1	75	GND		PWR	GND	
J1	76	CSI_A_CLK_N	MIPI_CSI1_CLK_N	I	1.8V	CSI_A Input Clock-
J1	77	MPCIE_CTX_P	PCIE_TXN_P	O	1.8V	mPCIe Transmit Data+
J1	78	GND		PWR	GND	
J1	79	MPCIE_CTX_N	PCIE_TXN_N	O	1.8V	mPCIe Transmit Data-
J1	80	CSI_A_DATA0_P	MIPI_CSI1_D0_P	I	1.8V	CSI_A Input Data0+
J1	81	GND		PWR	GND	
J1	82	CSI_A_DATA0_N	MIPI_CSI1_D0_N	I	1.8V	CSI_A Input Data0-
J1	83	MPCIE_CRX_P	PCIE_RXN_P	I	1.8V	mPCIe Receive Data+
J1	84	GND		PWR	GND	
J1	85	MPCIE_CRX_N	PCIE_RXN_N	I	1.8V	mPCIe Receive Data-
J1	86	CSI_A_DATA1_P	MIPI_CSI1_D1_P	I	1.8V	CSI_A Input Data1+

	Pin	Signal	CPU Pad	I/O	Voltage	Description
<b>J1</b>	87		GND	PWR		GND
<b>J1</b>	88	CSI_A_DATA1_N	MIPI_CSI1_D1_N	I	1.8V	CSI_A Input Data1-
<b>J1</b>	89	MPCIE_CLK_P	PCIE_REF_PAD_CLK_P	O	1.8V	mPCIe Clock+
<b>J1</b>	90		GND	PWR		GND
<b>J1</b>	91	MPCIE_CLK_N	PCIE_REF_PAD_CLK_N	O	1.8V	mPCIe Clock-
<b>J1</b>	92	CSI_A_DATA2_P	MIPI_CSI1_D2_P	I	1.8V	CSI_A Input Data2+
<b>J1</b>	93		GND	PWR		GND
<b>J1</b>	94	CSI_A_DATA2_N	MIPI_CSI1_D2_N	I	1.8V	CSI_A Input Data2-
<b>J1</b>	95	MPCIE_PERST	SAI3_RXD	O	3.3V	mPCIe Power Reset
<b>J1</b>	96		GND	PWR		GND
<b>J1</b>	97	MPCIE_WAKE	SAI3_TXD	I	3.3V	mPCIe Wake
<b>J1</b>	98	CSI_A_DATA3_P	MIPI_CSI1_D3_P	I	1.8V	CSI_A Input Data3+
<b>J1</b>	99		GND	PWR		GND
<b>J1</b>	100	CSI_A_DATA3_N	MIPI_CSI1_D3_N	I	1.8V	CSI_A Input Data3-
<b>J2</b>						
<b>J2</b>	1	ETH_A_D1P		I/O	1.2V/1.8V	ETH_A PHY Data1+
<b>J2</b>	2	AUDIO_A_VCC		PWR	3V/3.3V	Audio Supply Voltage
<b>J2</b>	3	ETH_A_D1N		I/O	1.2V/1.8V	ETH_A PHY Data1-
<b>J2</b>	4	AUDIO_A_GND		PWR	GND	Audio GND
<b>J2</b>	5	ETH_A_D2P		I/O	1.2V/1.8V	ETH_A PHY Data2+
<b>J2</b>	6	AUDIO_A_LOUT_L		O	-	Line Out Left
<b>J2</b>	7	ETH_A_D2N		I/O	1.2V/1.8V	ETH_A PHY Data2-
<b>J2</b>	8	AUDIO_A_LOUT_R		O	-	Line Out Right
<b>J2</b>	9	ETH_A_D3P		I/O	1.2V/1.8V	ETH_A PHY Data3+
<b>J2</b>	10	AUDIO_A_MIC		I	-	Microphone In
<b>J2</b>	11	ETH_A_D3N		I/O	1.2V/1.8V	ETH_A PHY Data3-
<b>J2</b>	12	AUDIO_A_LIN_L		I	-	Line In Left
<b>J2</b>	13	ETH_A_D4P		I/O	1.2V/1.8V	ETH_A PHY Data4+
<b>J2</b>	14	AUDIO_A_LIN_R		I	-	Line In Right
<b>J2</b>	15	ETH_A_D4N		I/O	1.2V/1.8V	ETH_A PHY Data4-
<b>J2</b>	16		GND	PWR		GND
<b>J2</b>	17	ETH_A_LED		O	2.5V	ETH_A PHY Activity LED
<b>J2</b>	18	AUDIO_A_HP_L		O	-	Headphone Out Left
<b>J2</b>	19		GND	PWR		GND
<b>J2</b>	20	AUDIO_A_HP_R		O	-	Headphone Out Right
<b>J2</b>	21	ETH_B_LED		O	2.5V	ETH_B PHY Activity LED
<b>J2</b>	22	AUDIO_A_HP_GND		O	GND	Headphone GND
<b>J2</b>	23	ETH_B_D1P		I/O	1.2V/1.8V	ETH_A PHY Data1+

	Pin	Signal	CPU Pad	I/O	Voltage	Description
J2	24	VDD_VIN		PWR	5.0V	Supply Voltage Input
J2	25	ETH_B_D1N		I/O	1.2V/1.8V	ETH_A PHY Data1-
J2	26	VDD_VIN		PWR	5.0V	Supply Voltage Input
J2	27	ETH_B_D2P		I/O	1.2V/1.8V	ETH_A PHY Data2+
J2	28	VDD_VIN		PWR	5.0V	Supply Voltage Input
J2	29	ETH_B_D2N		I/O	1.2V/1.8V	ETH_A PHY Data2-
J2	30		GND	PWR		GND
J2	31	ETH_B_D3P		I/O	1.2V/1.8V	ETH_A PHY Data3+
J2	32		GND	PWR		GND
J2	33	ETH_B_D3N		I/O	1.2V/1.8V	ETH_A PHY Data3-
J2	34		GND	PWR		GND
J2	35	ETH_B_D4P		I/O	1.2V/1.8V	ETH_A PHY Data4+
J2	36	VDD_VBAT		PWR	0.9V ~ 5.5V	RTC Battery Backup Supply Voltage
J2	37	ETH_B_D4N		I/O	1.2V/1.8V	ETH_A PHY Data4+
J2	38	RESERVED		X		N.C.
J2	39		GND	PWR		GND
J2	40	VDD_3V3		O	3.3V	20mA output from on module DCDC powered from VIN
J2	41	USB_HOST_VBUS	USB1_VBUS	PWR	5.0V	USB Host VBUS Input
J2	42	RESETINN		I	1.8V	Reset Input for PMIC
J2	43	USB_HOST_DP	USB1_D_P	I/O	3.3V	USB Host Data+
J2	44	PMIC_STBY	PMIC_STBY_REQ	O	1.8V	PMIC Standby
J2	45	USB_HOST_DN	USB1_D_N	I/O	3.3V	USB Host Data-
J2	46	PMIC_ON_REQ	PMIC_ON_REQ	O	1.8V	PMIC On
J2	47	USB_HOST_PWR	GPIO1_IO12	O	3.3V	USB Host Power Enable
J2	48	ON_OFF	ONOFF	I	1.8V	On/Off Input for CPU
J2	49		GND	PWR		GND
J2	50	BOOTSEL		I	1.8V	Service jumper; normally left open
J2	51	USB_OTG_VBUS	USB2_VBUS	PWR	5.0V	USB OTG VBUS Input
J2	52	SD_A_VCC		O	1.8V/3.3V	SD_A Supply Voltage, 150mA max Output
J2	53	USB_OTG_PWR	GPIO1_IO14	O	3.3V	USB OTG Power Enable
J2	54	SD_A_STROBE	SD1_STROBE	O	SD_A_VCC	SD_A Strobe
J2	55	USB_OTG_ID	USB2_ID	I	3.3V	USB OTG ID
J2	56	SD_A_RST	SD1_RESET_B	O	SD_A_VCC	SD_A Reset
J2	57	USB_OTG_DP	USB2_D_P	I/O	3.3V	USB OTG Data+
J2	58	SD_A_WP	GPIO1_IO07	I	3.3V	SD_A Write Protect

Pin	Signal	CPU Pad	I/O	Voltage	Description	
J2	59	USB_OTG_DN	USB2_D_N	I/O	3.3V	USB OTG Data-
J2	60	SD_A_CD	GPIO1_IO06	I	3.3V	SD_A Card Detect
J2	61	GND		PWR	GND	
J2	62	SD_A_CMD	SD1_CMD	O	SD_A_VCC	SD_A Command
J2	63	PWM	GPIO1_IO10	O	3.3V	PWM Output
J2	64	SD_A_CLK	SD1_CLK	O	SD_A_VCC	SD_A Clock
J2	65	AUDIO_B_I2S_MCLK	SAI1_MCLK	O	1.8V	*See chapter 4.8
J2	66	SD_A_DATA0	SD1_DATA0	I/O	SD_A_VCC	SD_A Data0
J2	67	AUDIO_B_I2S_TXFS	SAI5_TXFS	I/O	1.8V	*See chapter 4.8
J2	68	SD_A_DATA1	SD1_DATA1	I/O	SD_A_VCC	SD_A Data1
J2	69	AUDIO_B_I2S_TXC	SAI5_TXC	O	1.8V	*See chapter 4.8
J2	70	SD_A_DATA2	SD1_DATA2	I/O	SD_A_VCC	SD_A Data2
J2	71	GND		PWR	GND	
J2	72	SD_A_DATA3	SD1_DATA3	I/O	SD_A_VCC	SD_A Data3
J2	73	AUDIO_B_I2S_TXD	SAI5_TXD0	O	1.8V	*See chapter 4.8
J2	74	SD_A_DATA4	SD1_DATA4	I/O	SD_A_VCC	SD_A Data4
J2	75	AUDIO_B_I2S_RXD	SAI1_RXD0	I	1.8V	*See chapter 4.8
J2	76	SD_A_DATA5	SD1_DATA5	I/O	SD_A_VCC	SD_A Data5
J2	77	AUDIO_B_I2S_RXFS	SAI5_RXFS	I/O	1.8V	*See chapter 4.8
J2	78	SD_A_DATA6	SD1_DATA6	I/O	SD_A_VCC	SD_A Data6
J2	79	AUDIO_B_I2S_RXC	SAI5_RXC	I	1.8V	*See chapter 4.8
J2	80	SD_A_DATA7	SD1_DATA7	I/O	SD_A_VCC	SD_A Data7
J2	81	GND		PWR	GND	
J2	82	GND		PWR	GND	
J2	83	SPI_C_SS0	I2C2_SDA	I/O	3.3V	SPI_C Slave Select
J2	84	SD_B_RST	SD2_RESET_B	O	SD_B_VCC	SD_B Reset
J2	85	SPI_C_MISO	I2C2_SCL	I/O	3.3V	SPI_C Master In-Slave Out
J2	86	SD_B_WP	SD2_WP	I	SD_B_VCC	SD_B Write Protect
J2	87	SPI_C_MOSI	ECSPI1_MOSI	I/O	3.3V	SPI_C Master Out-Slave In
J2	88	SD_B_CD	SD2_CD_B	I	SD_B_VCC	SD_B Card Detect
J2	89	SPI_C_SCLK	ECSPI1_SCLK	I/O	3.3V	SPI_C Serial Clock
J2	90	SD_B_CMD	SD2_CMD	O	SD_B_VCC	SD_B Command
J2	91	GND		PWR	GND	
J2	92	SD_B_CLK	SD2_CLK	O	SD_B_VCC	SD_B Command
J2	93	JTAG_TCK	JTAG_TCK	I	1.8V	JTAG Test Clock
J2	94	SD_B_DATA0	SD2_DATA0	I/O	SD_B_VCC	SD_B Data0
J2	95	JTAG_TMS	JTAG_TMS	I	1.8V	JTAG Test Mode Select
J2	96	SD_B_DATA1	SD2_DATA1	I/O	SD_B_VCC	SD_B Data1

Pin	Signal	CPU Pad	I/O	Voltage	Description	
J2	97	JTAG_TDI	JTAG_TDI	I	1.8V	JTAG Test Data In
J2	98	SD_B_DATA2	SD2_DATA2	I/O	SD_B_VCC	SD_B Data2
J2	99	JTAG_TDO	JTAG_TDO	O	1.8V	JTAG Test Data Out
J2	100	SD_B_DATA3	SD2_DATA3	I/O	SD_B_VCC	SD_B Data3
<b>J3</b>						
J3	1	USB_HOST_SS_RXP	USB1_RX_P	I	3.3V	USB Host 3.0 RX Data+
J3	2	GND		PWR	GND	
J3	3	USB_HOST_SS_RXN	USB1_RX_N	I	3.3V	USB Host 3.0 RX Data-
J3	4	CSI_B_CLK_P	MIPI_CSI2_CLK_P	I	1.8V	CSI_B Input Clock+
J3	5	GND		PWR	GND	
J3	6	CSI_B_CLK_N	MIPI_CSI2_CLK_N	I	1.8V	CSI_B Input Clock-
J3	7	USB_HOST_SS_TXP	USB1_TX_P	O	3.3V	USB Host 3.0 TX Data+
J3	8	GND		PWR	GND	
J3	9	USB_HOST_SS_TXN	USB1_TX_N	O	3.3V	USB Host 3.0 TX Data-
J3	10	CSI_B_DATA0_P	MIPI_CSI2_D0_P	I	1.8V	CSI_B Input Data0+
J3	11	GND		PWR	GND	
J3	12	CSI_B_DATA0_N	MIPI_CSI2_D0_N	I	1.8V	CSI_B Input Data0-
J3	13	USB_TYPEC_EN	GPIO1_IO05	I/O	3.3V	USB OTG Type C Enable
J3	14	GND		PWR	GND	
J3	15	USB_TYPEC_ALERT	GPIO1_IO08	I/O	3.3V	USB OTG Type C Alert
J3	16	CSI_B_DATA1_P	MIPI_CSI2_D1_P	I	1.8V	CSI_B Input Data1+
J3	17	USB_TYPEC_SEL	GPIO1_IO09	I/O	3.3V	USB OTG Type C Select
J3	18	CSI_B_DATA1_N	MIPI_CSI2_D1_N	I	1.8V	CSI_B Input Data1-
J3	19	GND			GND	
J3	20	GND			GND	
J3	21	USB_OTG_SS_RXP	USB2_RX_P	I	3.3V	USB OTG 3.0 RX Data+
J3	22	CSI_B_DATA2_P	MIPI_CSI2_D2_P	I	1.8V	CSI_B Input Data2+
J3	23	USB_OTG_SS_RXN	USB2_RX_N	I	3.3V	USB OTG 3.0 RX Data-
J3	24	CSI_B_DATA2_N	MIPI_CSI2_D2_N	I	1.8V	CSI_B Input Data2-
J3	25	GND		PWR	GND	
J3	26	GND		PWR	GND	
J3	27	USB_OTG_SS_TXP	USB2_TX_P	O	3.3V	USB OTG 3.0 TX Data+
J3	28	CSI_B_DATA3_P	MIPI_CSI2_D3_P	I	1.8V	CSI_B Input Data3+
J3	29	USB_OTG_SS_TXN	USB2_TX_N	O	3.3V	USB OTG 3.0 TX Data-
J3	30	CSI_B_DATA3_N	MIPI_CSI2_D3_N	I	1.8V	CSI_B Input Data3-

Table 2: B2B connector

# 4 Interfaces

## 4.1 USB Interface (2.0 & 3.0)

PicoCoreMX8MP module can support 1x USB 2.0/3.0 Host and 1x USB 2.0/3.0 OTG. The USB OTG can also support USB-Type C connection. The high speed USB 3.0 and Type-C connection are optional and do not come with the standard configuration.

The 90 Ohm differential pairs of USB signals need no termination.

For external ports ESD and EMV protection is required nearby the USB connectors.

If the USB OTG will be used in Host Mode, the **USB\_OTG\_ID** pin should be pulled down to GND with a resistor. Otherwise it must be directly connected to the USB connector.




Figure 4: USB OTG example connection

	Pin	Signal	CPU Pad	I/O	Voltage	Remarks
<b>USB Host 2.0 [USB 3.0 optional]</b>						
<b>J2</b>	41	USB_HOST_VBUS	USB1_VBUS	I	5.0V	USB Host voltage detection; N.C. for USB Host
<b>J2</b>	43	USB_HOST_DP	USB1_D_P	I/O	3.3V	90Ohm differential pair
<b>J2</b>	45	USB_HOST_DN	USB1_D_N	I/O	3.3V	90Ohm differential pair
<b>J2</b>	47	USB_HOST_PWR	GPIO1_IO12	O	3.3V	<b>No pull-up/down on module</b>
<b>J3</b>	1	USB_HOST_SS_RXP	USB1_RX_P	I	3.3V	90Ohm differential pair
<b>J3</b>	3	USB_HOST_SS_RXN	USB1_RX_N	I	3.3V	90Ohm differential pair
<b>J3</b>	7	USB_HOST_SS_TXP	USB1_TX_P	O	3.3V	90Ohm differential pair
<b>J3</b>	9	USB_HOST_SS_TXN	USB1_TX_N	O	3.3V	90Ohm differential pair
<b>USB OTG 2.0 [USB 3.0 optional]</b>						
<b>J2</b>	51	USB_OTG_VBUS	USB2_VBUS	I	5.0V	USB OTG Voltage detection
<b>J2</b>	53	USB_OTG_PWR	GPIO1_IO14	O	3.3V	<b>No pull-up/down on module</b>
<b>J2</b>	55	USB_OTG_ID	USB2_ID	I	3.3V	Should be pulled down to GND for Host Mode, otherwise connect directly to the connector
<b>J2</b>	57	USB_OTG_DP	USB2_D_P	I/O	3.3V	90Ohm differential pair
<b>J2</b>	59	USB_OTG_DN	USB2_D_N	I/O	3.3V	90Ohm differential pair
<b>J3</b>	13	USB_OTG_TYPEC_EN	GPIO1_IO05	O	3.3V	<b>No pull-up/down on module</b>
<b>J3</b>	15	USB_OTG_TYPEC_ALERT	GPIO1_IO08	O	3.3V	<b>No pull-up/down on module</b>
<b>J3</b>	17	USB_OTG_TYPEC_SEL	GPIO1_IO09	O	3.3V	<b>No pull-up/down on module</b>
<b>J3</b>	21	USB_OTG_SS_RXP	USB2_RX_P	I	3.3V	90Ohm differential pair
<b>J3</b>	23	USB_OTG_SS_RXN	USB2_RX_N	I	3.3V	90Ohm differential pair
<b>J3</b>	27	USB_OTG_SS_TXP	USB2_TX_P	O	3.3V	90Ohm differential pair
<b>J3</b>	29	USB_OTG_SS_TXN	USB2_TX_N	O	3.3V	90Ohm differential pair

Table 3: USB Host & OTG Interface



## 4.2 SD Card Interface

The PicoCoreMX8MP module can support two SD Card Interfaces (SD\_A and SD\_B). For specification and licensing please refer the website of the SD Association <http://www.sdcard.org>.

The SD\_A interface can support an external eMMC connection. In this case, SD\_A\_STROBE pin must be used. For SD Card usage it is recommended to leave this pin open.

The SD\_B interface is shared with the WLAN/BT module. This interface is only available, if WLAN/BT isn't mounted on module.

SD\_A\_VCC is an adjustable voltage supply for SD\_A Interface. It can be selected between 3.3V and 1.8V via software adjustment. The current output is limited with 150mA.

SD\_B\_VCC can be selected between 1.8V and 3.3V via jumpers on module. On a standard configuration (without WLAN/BT), the voltage level of the SD\_B signals is 3.3V. Please contact us, if you want to have the 1.8V option.

Pin	Signal	CPU Pad	I/O	Voltage	Remarks	
<b>SDIO_A</b>						
J2	52	SD_A_VCC		O	1.8V / 3.3V	Selectable; max 150mA output
J2	54	SD_A_STROBE	SD1_STROBE	I	SD_A_VCC	For an external eMMC connection; leave open for SD Card usage
J2	56	SD_A_RST	SD1_RESET_B	O	SD_A_VCC	active low; 100k pull-up on module
J2	58	SD_A_WP	GPIO1_IO07	I	3.3V	
J2	60	SD_A_CD	GPIO1_IO06	I	3.3V	
J2	62	SD_A_CMD	SD1_CMD	O	SD_A_VCC	100k pull-up on module
J2	64	SD_A_CLK	SD1_CLK	O	SD_A_VCC	
J2	66	SD_A_DATA0	SD1_DATA0	I/O	SD_A_VCC	100k pull-up on module
J2	68	SD_A_DATA1	SD1_DATA1	I/O	SD_A_VCC	
J2	70	SD_A_DATA2	SD1_DATA2	I/O	SD_A_VCC	
J2	72	SD_A_DATA3	SD1_DATA3	I/O	SD_A_VCC	
J2	74	SD_A_DATA4	SD1_DATA4	I/O	SD_A_VCC	
J2	76	SD_A_DATA5	SD1_DATA5	I/O	SD_A_VCC	
J2	78	SD_A_DATA6	SD1_DATA6	I/O	SD_A_VCC	
J2	80	SD_A_DATA7	SD1_DATA7	I/O	SD_A_VCC	
<b>SDIO_B [optional with WLAN/BT]</b>						
J2	84	SD_B_RST	SD2_RESET_B	O	SD_B_VCC	active low; 100k pull-up on module
J2	86	SD_B_WP	SD2_WP	I	SD_B_VCC	
J2	88	SD_B_CD	SD2_CD_B	I	SD_B_VCC	
J2	90	SD_B_CMD	SD2_CMD	O	SD_B_VCC	100k pull-up on module
J2	92	SD_B_CLK	SD2_CLK	O	SD_B_VCC	

J2	94	SD_B_DATA0	SD2_DATA0	I/O	SD_B_VCC	100k pull-up on module
J2	96	SD_B_DATA1	SD2_DATA1	I/O	SD_B_VCC	
J2	98	SD_B_DATA2	SD2_DATA2	I/O	SD_B_VCC	
J2	100	SD_B_DATA3	SD2_DATA3	I/O	SD_B_VCC	

Table 4: SD Card Interface Pinout




Figure 5: SD Card connector example connection




Figure 6: SD\_A supply voltage switching circuit

## 4.3 Serial Peripheral Interface (SPI)

The module support Hi-Speed SPI (Serial Peripheral Interface). All signals are 3.3V compliant. Devices on baseboard with other voltage levels need a level shifter.

Signals don't have pull-ups on module.

For more chip selects, interrupts and other signals use GPIOs and modify the driver.

	Pin	Signal	CPU Pad	SM*	MM*	Voltage	Remarks
<b>SPI_A</b>							
J1	64	SPI_A_SS0	UART2_TXD	I	O	3.3V	ECSPI3_SS0
J1	66	SPI_A_MISO	UART2_RXD	O	I	3.3V	ECSPI3_MISO
J1	68	SPI_A_MOSI	UART1_TXD	I	O	3.3V	ECSPI3_MOSI
J1	70	SPI_A_SCLK	UART1_RXD	I	O	3.3V	ECSPI3_SCLK
<b>SPI_B</b>							
J1	56	SPI_B_SS0	ECSPI2_SS0	I	O	3.3V	
J1	58	SPI_B_MISO	ECSPI2_MISO	O	I	3.3V	
J1	60	SPI_B_MOSI	ECSPI2_MOSI	I	O	3.3V	
J1	62	SPI_B_SCLK	ECSPI2_SCLK	I	O	3.3V	
<b>SPI_C</b>							
J2	83	SPI_C_SS0	I2C2_SDA	I	O	3.3V	
J2	85	SPI_C_MISO	I2C2_SCL	O	I	3.3V	
J2	87	SPI_C_MOSI	ECSPI1_MOSI	I	O	3.3V	
J2	89	SPI_C_SCLK	ECSPI1_SCLK	I	O	3.3V	

\*SM: PicoCoreMX8MP used in Slave Mode, MM: PicoCoreMX8MP used in Slave Mode

Table 5: Serial Peripheral Interface Pinout

## 4.4 I2C Interface

The module supports an I2C interface as I2C master. Devices on baseboard with other voltage need a level shifter.

For more chip selects, interrupts and other signals GPIOs can be used and the driver can be modified.

I2C\_A signals are shared with CAN\_B interface and HDMI GPIOs. For the I2C usage of these signals, it is recommended to place pull-up resistors onto the carrier board (preferably 2.49k or 4.7k)

Pin	Signal	CPU Pad	I/O	Voltage	Remarks	
<b>I2C_A</b>						
J1	4	I2C_A_SCL	HDMI_HPD	O	3.3V	<b>No pull-up/down on module</b> Optionally: HDMI_CEC Optionally: CAN_B_TX
J1	6	I2C_A_SDA	HDMI_CEC	I/O	3.3V	<b>No pull-up/down on module</b> Optionally: HDMI_HPD Optionally: CAN_B_RX
<b>I2C_B</b>						
J1	1	I2C_B_IRQ	GPIO1_IO13	I	3.3V	
J1	3	I2C_B_SCL	I2C4_SCL	O	3.3V	2.49k pull-up on module
J1	5	I2C_B_SDA	I2C4_SDA	I/O	3.3V	2.49k pull-up on module
<b>I2C_C</b>						
J1	40	I2C_C_SCL	ECSPI1_MISO	O	3.3V	2.49k pull-up on module
J1	42	I2C_C_SDA	ECSPI1_SS0	I/O	3.3V	2.49k pull-up on module
<b>I2C_D</b>						
J1	48	I2C_D_SCL	I2C3_SCL	O	3.3V	2.49k pull-up on module
J1	50	I2C_D_SDA	I2C3_SDA	I/O	3.3V	2.49k pull-up on module

Table 6: I2C Interface Pinout

## 4.5 Serial Interface (UART)

Pin	Signal	CPU Pad	I/O	Voltage	Remarks
<b>UART_A</b>					
J1	14	UART_A_RTS	UART4_RXD	O	3.3V
J1	16	UART_A_CTS	UART4_TXD	I	3.3V
J1	18	UART_A_RXD	SAI3_TXFS	I	3.3V 100k pull-up on module
J1	20	UART_A_TXD	SAI3_TXC	O	3.3V
<b>UART_B</b>					
J1	22	UART_B_RTS	NAND_DATA02	O	3.3V
J1	24	UART_B_CTS	NAND_DATA03	I	3.3V
J1	26	UART_B_RXD	NAND_DATA00	I	3.3V 100k pull-up on module
J1	28	UART_B_TXD	NAND_DATA01	O	3.3V
<b>UART_C</b>					
J1	30	UART_C_RXD	SAI2_RXC	I	3.3V 100k pull-up on module
J1	32	UART_C_TXD	SAI2_RXFS	O	3.3V
<b>UART_D</b>					
J1	34	UART_D_RXD	UART3_RXD	I	3.3V 100k pull-up on module
J1	36	UART_D_TXD	UART3_TXD	O	3.3V

Table 7: Serial Interface Pin Out

We recommend to use UART\_A for debugging and service only.

F&S standard software uses DCE mode for UART.




Figure 7: UART transceiver example

## 4.6 CAN Interface

PicoCoreMX8MP module can support up to 2 CAN buses, which are shared with other interfaces or signals. With the CAN bus usage, the other interfaces cannot be used.

CAN\_A interface is shared with HDMI\_DDC I2C interface.

CAN\_B interface is shared with HDMI\_CEC&HDMI\_HPD signals and I2C\_A interface.

There are no on-module pull-up or pull-downs for the CAN signals.

	Pin	Signal	CPU Pad	I/O	Voltage	Remarks
<b>CAN_A</b>						
J1	10	CAN_A_RX	HDMI_DDC_SDA	I	3.3V	Optionally: HDMI_DDC_SDA
J1	12	CAN_A_TX	HDMI_DDC_SCL	O	3.3V	Optionally: HDMI_DDC_SCL
<b>CAN_B</b>						
J1	4	CAN_B_TX	HDMI_CEC	O	3.3V	Optionally: HDMI_CEC Optionally: I2C_A_SCL
J1	6	CAN_B_RX	HDMI_HPD	I	3.3V	Optionally: HDMI_HPD Optionally: I2C_A_SDA

Table 8: Serial Interface Pinout

## 4.7 Ethernet

### 4.7.1 Ethernet Interface with Gbit PHY

The module supports up to two 10/100/1000 Mbit LAN interfaces via AR8035 Ethernet PHYs.

Pin	Signal	AR8035 Pad	I/O	Voltage	Remarks	
<b>Ethernet A (PHY_1: AR8035)</b>						
J2	1	ETH_A_D1P	TXRXP_A	I/O	1.2V	
J2	3	ETH_A_D1N	TXRXM_A	I/O	1.2V	
J2	5	ETH_A_D2P	TXRXP_B	I/O	1.2V	
J2	7	ETH_A_D2N	TXRXM_B	I/O	1.2V	
J2	9	ETH_A_D3P	TXRXP_C	I/O	1.2V	
J2	11	ETH_A_D3N	TXRXM_C	I/O	1.2V	
J2	13	ETH_A_D4P	TXRXP_D	I/O	1.2V	
J2	15	ETH_A_D4N	TXRXM_D	I/O	1.2V	
J2	17	ETH_A_LED	ACTLED	O	2.5V	Activity LED (RX/TX)
<b>Ethernet B (PHY_2: AR8035) [optional]</b>						
J2	21	ETH_B_LED	ACTLED	O	2.5V	Activity LED (RX/TX)
J2	23	ETH_B_D1P	TXRXP_A	I/O	1.2V	
J2	25	ETH_B_D1N	TXRXM_A	I/O	1.2V	
J2	27	ETH_B_D2P	TXRXP_B	I/O	1.2V	
J2	29	ETH_B_D2N	TXRXM_B	I/O	1.2V	
J2	31	ETH_B_D3P	TXRXP_C	I/O	1.2V	
J2	33	ETH_B_D3N	TXRXM_C	I/O	1.2V	
J2	35	ETH_B_D4P	TXRXP_D	I/O	1.2V	
J2	37	ETH_B_D4N	TXRXM_D	I/O	1.2V	

Table 9: Ethernet A & B Signals

## 4.7.2 Ethernet RGMII Interface

Without Ethernet PHYs: The module supports one 10/100/1000Mbit LAN interface via RGMII signals. The RGMII signals can be reached from the B2B Connector.

An external Ethernet-PHY or an external Ethernet switch is required on baseboard/carrier board.

Over the ETH\_A\_LED, ETH\_B\_LED, ETH\_B\_D4P and ETH\_B\_D4N there are 4 GPIOs that can be either used for the external switch or PHY (i.e. Reset, Interrupt, Enable etc.).

Pin	Signal	CPU Pad	I/O	Voltage	Remarks	
<b>RGMII Interface [optional]</b>						
J2	1	ETH_A_D1P	ENET_MDC	O	1.8V	
J2	3	ETH_A_D1N	ENET_MDIO	I/O	1.8V	
J2	5	ETH_A_D2P	ENET_TX_CTL	O	1.8V	
J2	7	ETH_A_D2N	ENET_TXC	O	1.8V	
J2	9	ETH_A_D3P	ENET_TD0	O	1.8V	
J2	11	ETH_A_D3N	ENET_TD1	O	1.8V	
J2	13	ETH_A_D4P	ENET_TD2	O	1.8V	
J2	15	ETH_A_D4N	ENET_TD3	O	1.8V	
J2	17	ETH_A_LED	SAI3_RXFS	O	3.3V	Standard GPIO
J2	21	ETH_B_LED	SAI3_RXC	O	3.3V	Standard GPIO
J2	23	ETH_B_D1P	ENET_RX_CTL	I	1.8V	
J2	25	ETH_B_D1N	ENET_RXC	I	1.8V	
J2	27	ETH_B_D2P	ENET_RD0	I	1.8V	
J2	29	ETH_B_D2N	ENET_RD1	I	1.8V	
J2	31	ETH_B_D3P	ENET_RD2	I	1.8V	
J2	33	ETH_B_D3N	ENET_RD3	I	1.8V	
J2	35	ETH_B_D4P	GPIO1_IO11	O	3.3V	Standard GPIO
J2	37	ETH_B_D4N	GPIO1_IO04	O	3.3V	Standard GPIO

Table 10: RGMII Interface Signals






Figure 8: LAN output example

## 4.8 Audio

The PicoCoreMX8MP module can support audio interface either directly via I2S signals or with an external audio codec IC. The audio codec NXP SGTL5000 can be mounted on the module optionally. In this case the module can also support the MIC function.

AUDIO\_A\_VCC is supplied from the PMIC on PicoCore Module as default. For a better and smoother audio quality an external low-noise power supply (e.g. LDO) is highly recommended (3V~3.3V – 5mA). In this case, the intern voltage source must be separated from the audio circuitry. Please contact us to have the correct jumper configuration for the external-supplied AUDIO\_A\_VCC.




Figure 9: Headphone-Out Mic-In Example Circuit

Pin	Signal	CPU Pad	I/O	Voltage*	Remarks	
<b>Audio A – with Audio Codec (SGTL5000) [optional]</b>						
J2	2	AUDIO_A_VCC	VDDA	PWR	3V/3.3V	max 16.50mW power consumption
J2	4	AUDIO_A_GND	AGND	PWR	GND	
J2	6	AUDIO_A_LOUT_L	LOUT	O	3V/3.3V	
J2	8	AUDIO_A_LOUT_R	ROUT	O	3V/3.3V	
J2	10	AUDIO_A_MIC	MICIN	I	3V/3.3V	
J2	12	AUDIO_A_LIN_L	LLINEIN	I	3V/3.3V	
J2	14	AUDIO_A_LIN_R	RLINEIN	I	3V/3.3V	
J2	18	AUDIO_A_HP_L	LHPOUT	O	3V/3.3V	
J2	20	AUDIO_A_HP_R	RHPOUT	O	3V/3.3V	
J2	22	AUDIO_A_HP_GND	HP_VGND	O	GND	
<b>Audio A – I2S Option (without Audio Codec) [standard]</b>						
J2	2	AUDIO_A_VCC	N.C.	-	-	Do Not Connect! Leave open
J2	4	AUDIO_A_GND	N.C.	-	-	Do Not Connect! Leave open
J2	6	AUDIO_A_LOUT_L	SAI2_TXC	I/O	3.3V	I2S_A_TXC
J2	8	AUDIO_A_LOUT_R	SAI2_TXFS	I/O	3.3V	I2S_A_TXFS
J2	10	AUDIO_A_MIC	N.C.	-	-	Do Not Connect! Leave open
J2	12	AUDIO_A_LIN_L	SAI2_MCLK	O	3.3V	I2S_A_MCLK
J2	14	AUDIO_A_LIN_R	N.C.	-	-	Do Not Connect! Leave open
J2	18	AUDIO_A_HP_L	SAI2_RXD0	I	3.3V	I2S_A_RXD
J2	20	AUDIO_A_HP_R	SAI2_TXD0	O	3.3V	I2S_A_TXD
J2	22	AUDIO_A_HP_GND	N.C.	-	-	Do Not Connect! Leave open

\*Depends on the AUDIO\_A\_VCC source

Table 11: Audio A Interface

Audio B can be used in 3 different ways. These ways are shown in the table below.

The N.C. signals in the table can be used as free GPIOs. Please note that these signals have 1.8V voltage level.

	Pin	Signal	CPU Pad	I/O	Voltage	Function
<b>Audio B – 3-Channel Input (option1)</b>						
J2	65	AUDIO_B_I2S_MCLK	SAI1_MCLK	O	1.8V	SAI5_MCLK
J2	67	AUDIO_B_I2S_TXFS	SAI5_TXFS	I	1.8V	SAI5_RXD1
J2	69	AUDIO_B_I2S_TXC	SAI5_TXC	I	1.8V	SAI5_RXD2
J2	73	AUDIO_B_I2S_TXD	SAI5_TXD0	I	1.8V	SAI5_RXD3
J2	75	AUDIO_B_I2S_RXD	SAI1_RXD0	X	X	N.C.
J2	77	AUDIO_B_I2S_RXFS	SAI5_RXFS	I/O	1.8V	SAI5_RXFS
J2	79	AUDIO_B_I2S_RXC	SAI5_RXC	I/O	1.8V	SAI5_RXC
<b>Audio B – 1 Channel Output (option2)</b>						
J2	65	AUDIO_B_I2S_MCLK	SAI1_MCLK	O	1.8V	SAI5_MCLK
J2	67	AUDIO_B_I2S_TXFS	SAI5_TXFS	I/O	1.8V	SAI5_TXFS
J2	69	AUDIO_B_I2S_TXC	SAI5_TXC	I/O	1.8V	SAI5_TXC
J2	73	AUDIO_B_I2S_TXD	SAI5_TXD0	O	1.8V	SAI5_TXD0
J2	75	AUDIO_B_I2S_RXD	SAI1_RXD0	X	X	N.C.
J2	77	AUDIO_B_I2S_RXFS	SAI5_RXFS	X	X	N.C.
J2	79	AUDIO_B_I2S_RXC	SAI5_RXC	X	X	N.C.
<b>Audio B – Symmetrical Codec [1-2x LINE-IN or Microphone &amp; 1x LINE-OUT or Headphone] (option3)</b>						
J2	65	AUDIO_B_I2S_MCLK	SAI1_MCLK	O	1.8V	SAI5_MCLK
J2	67	AUDIO_B_I2S_TXFS	SAI5_TXFS	I	1.8V	SAI5_RXD1
J2	69	AUDIO_B_I2S_TXC	SAI5_TXC	I	1.8V	SAI5_RXD2
J2	73	AUDIO_B_I2S_TXD	SAI5_TXD0	O	1.8V	SAI5_TXD0
J2	75	AUDIO_B_I2S_RXD	SAI1_RXD0	X	X	N.C.
J2	77	AUDIO_B_I2S_RXFS	SAI5_RXFS	I/O	1.8V	SAI5_RXFS
J2	79	AUDIO_B_I2S_RXC	SAI5_RXC	I/O	1.8V	SAI5_RXC

Table 12: Audio B Interface

## 4.9 PCIe Interface

The PicoCoreMX8MP module supports single lane PCI Express Gen 2. The interface can work as root complex or endpoint (Dual mode operation).

Pin	Signal	CPU Pad	I/O	Voltage	Remarks
<b>PCIe Interface</b>					
J1	77	mPCIE_CTX_P	PCIE_TXN_P	O	1.8V
J1	79	mPCIE_CTX_N	PCIE_TXN_N	O	1.8V
J1	83	mPCIE_CRX_P	PCIE_RXN_P	I	1.8V
J1	85	mPCIE_CRX_N	PCIE_RXN_N	I	1.8V
J1	89	mPCIE_CLK_P	PCIE_REF_PAD_CLK_P	O	1.8V
J1	91	mPCIE_CLK_N	PCIE_REF_PAD_CLK_N	O	1.8V
J1	95	mPCIE_PERST	SAI3_RXD	O	3.3V mPCIe power reset; no pull-up/-down on module
J1	97	mPCIE_WAKE	SAI3_TXD	I	3.3V mPCIe wakeup; no pull-up/-down on module

Table 13: PCIe Interface

## 4.10 Display Interface

The PicoCoreMX8MP module can support MIPI DSI interface, HDMI 2.0a, and LVDS interface. As long as no more than two interfaces are in use simultaneously, up to 1080p60 is supported.

On the module there are 2 display channels. Display interfaces can be reached via those channels optionally. The possible display combinations are:

Configuration	Channel A	Channel B
<b>DSI + HDMI</b>	4-lane MIPI-DSI	HDMI 2.0a
<b>DSI + LVDS</b>	4-lane MIPI-DSI	4-lane LVDS
<b>LVDS + HDMI</b>	4-lane LVDS	HDMI 2.0a
<b>LVDS + LVDS</b>	8-lane LVDS	

Table 14: Display Combinations

#### 4.10.1 Display Channel A (MIPI-DSI or LVDS)

	Pin	Signal	CPU Pad	I/O	Voltage	Remarks
<b>Channel A – MIPI-DSI Configuration</b>						
J1	17	DSI_A_CLK_P	MIPI_DSI1_CLK_P	O	1.8V	
J1	19	DSI_A_CLK_N	MIPI_DSI1_CLK_N	O	1.8V	
J1	23	DSI_A_DATA0_P	MIPI_DSI1_D0_P	O	1.8V	
J1	25	DSI_A_DATA0_N	MIPI_DSI1_D0_N	O	1.8V	
J1	29	DSI_A_DATA1_P	MIPI_DSI1_D1_P	O	1.8V	
J1	31	DSI_A_DATA1_N	MIPI_DSI1_D1_N	O	1.8V	
J1	35	DSI_A_DATA2_P	MIPI_DSI1_D2_P	O	1.8V	
J1	37	DSI_A_DATA2_N	MIPI_DSI1_D2_N	O	1.8V	
J1	41	DSI_A_DATA3_P	MIPI_DSI1_D3_P	O	1.8V	
J1	43	DSI_A_DATA3_N	MIPI_DSI1_D3_N	O	1.8V	
<b>Channel A – LVDS Configuration</b>						
J1	17	DSI_A_CLK_P	LVDS0_CLK_P	O	1.8V	
J1	19	DSI_A_CLK_N	LVDS0_CLK_N	O	1.8V	
J1	23	DSI_A_DATA0_P	LVDS0_D0_P	O	1.8V	
J1	25	DSI_A_DATA0_N	LVDS0_D0_N	O	1.8V	
J1	29	DSI_A_DATA1_P	LVDS0_D1_P	O	1.8V	
J1	31	DSI_A_DATA1_N	LVDS0_D1_N	O	1.8V	
J1	35	DSI_A_DATA2_P	LVDS0_D2_P	O	1.8V	
J1	37	DSI_A_DATA2_N	LVDS0_D2_N	O	1.8V	
J1	41	DSI_A_DATA3_P	LVDS0_D3_P	O	1.8V	
J1	43	DSI_A_DATA3_N	LVDS0_D3_N	O	1.8V	

Table 15: MIPI DSI / LVDS Interface

## 4.10.2 Display Channel B (HDMI or LVDS)

The module supports quad lane MIPI CSI interface.

Pin	Signal	CPU Pad	I/O	Voltage	Remarks
<b>Channel B – HDMI Configuration</b>					
J1	47	DSI_B_CLK_P	HDMI_TXC_P	O	1.8V
J1	49	DSI_B_CLK_N	HDMI_TXC_N	O	1.8V
J1	53	DSI_B_DATA0_P	HDMI_TX0_P	O	1.8V
J1	55	DSI_B_DATA0_N	HDMI_TX0_N	O	1.8V
J1	59	DSI_B_DATA1_P	HDMI_TX1_P	O	1.8V
J1	61	DSI_B_DATA1_N	HDMI_TX1_N	O	1.8V
J1	65	DSI_B_DATA2_P	HDMI_TX2_P	O	1.8V
J1	67	DSI_B_DATA2_N	HDMI_TX2_N	O	1.8V
J1	71	DSI_B_DATA3_P	EARC_N_HPD	O	1.8V
J1	73	DSI_B_DATA3_N	EARC_P_UTIL	O	1.8V
J1	4	HDMI_CEC	HDMI_CEC	O	3.3V optionally: CAN_B_TX optionally: I2C_A_SCL
J1	6	HDMI_HPD	HDMI_HPD	I	3.3V optionally: CAN_B_RX optionally: I2C_A_SDA
J1	10	HDMI_DDC_SDA	HDMI_DDC_SDA	I/O	3.3V 2.49k pull-up on module optionally: CAN_A_RX
J1	12	HDMI_DDC_SCL	HDMI_DDC_SCL	O	3.3V 2.49k pull-up on module optionally: CAN_A_TX
<b>Channel B – LVDS Configuration</b>					
J1	47	DSI_B_CLK_P	LVDS1_CLK_P	O	1.8V
J1	49	DSI_B_CLK_N	LVDS1_CLK_N	O	1.8V
J1	53	DSI_B_DATA0_P	LVDS1_D0_P	O	1.8V
J1	55	DSI_B_DATA0_N	LVDS1_D0_N	O	1.8V
J1	59	DSI_B_DATA1_P	LVDS1_D1_P	O	1.8V
J1	61	DSI_B_DATA1_N	LVDS1_D1_N	O	1.8V
J1	65	DSI_B_DATA2_P	LVDS1_D2_P	O	1.8V
J1	67	DSI_B_DATA2_N	LVDS1_D2_N	O	1.8V
J1	71	DSI_B_DATA3_P	LVDS1_D3_P	O	1.8V
J1	73	DSI_B_DATA3_N	LVDS1_D3_N	O	1.8V

Table 16: MIPI DSI / LVDS Interface

## 4.11 Camera Serial Interface (MIPI-CSI)

The module supports up to 2 quad-lane MIPI-CSI interfaces.

	Pin	Signal	CPU Pad	I/O	Voltage	Remarks
<b>MIPI-CSI Channel A</b>						
<b>J1</b>	74	CSI_A_CLK_P	MIPI_CSI1_CLK_P	I	1.8V	
<b>J1</b>	76	CSI_A_CLK_N	MIPI_CSI1_CLK_N	I	1.8V	
<b>J1</b>	80	CSI_A_DATA0_P	MIPI_CSI1_D0_P	I	1.8V	
<b>J1</b>	82	CSI_A_DATA0_N	MIPI_CSI1_D0_N	I	1.8V	
<b>J1</b>	86	CSI_A_DATA1_P	MIPI_CSI1_D1_P	I	1.8V	
<b>J1</b>	88	CSI_A_DATA1_N	MIPI_CSI1_D1_N	I	1.8V	
<b>J1</b>	92	CSI_A_DATA2_P	MIPI_CSI1_D2_P	I	1.8V	
<b>J1</b>	94	CSI_A_DATA2_N	MIPI_CSI1_D2_N	I	1.8V	
<b>J1</b>	98	CSI_A_DATA3_P	MIPI_CSI1_D3_P	I	1.8V	
<b>J1</b>	100	CSI_A_DATA3_N	MIPI_CSI1_D3_N	I	1.8V	
<b>MIPI-CSI Channel B [optional]</b>						
<b>J3</b>	4	CSI_B_CLK_P	MIPI_CSI2_CLK_P	I	1.8V	
<b>J3</b>	6	CSI_B_CLK_N	MIPI_CSI2_CLK_N	I	1.8V	
<b>J3</b>	10	CSI_B_DATA0_P	MIPI_CSI2_D0_P	I	1.8V	
<b>J3</b>	12	CSI_B_DATA0_N	MIPI_CSI2_D0_N	I	1.8V	
<b>J3</b>	16	CSI_B_DATA1_P	MIPI_CSI2_D1_P	I	1.8V	
<b>J3</b>	18	CSI_B_DATA1_N	MIPI_CSI2_D1_N	I	1.8V	
<b>J3</b>	22	CSI_B_DATA2_P	MIPI_CSI2_D2_P	I	1.8V	
<b>J3</b>	24	CSI_B_DATA2_N	MIPI_CSI2_D2_N	I	1.8V	
<b>J3</b>	28	CSI_B_DATA3_P	MIPI_CSI2_D3_P	I	1.8V	
<b>J3</b>	30	CSI_B_DATA3_N	MIPI_CSI2_D3_N	I	1.8V	

Table 17: MIPI CSI Interface



## 4.12 WLAN and Bluetooth Interface

The PicoCore™MX8MP contains a certified high performance WLAN and Bluetooth module.

The module is based on NXP W8997 chip, having CE, FCC, IC, NCC, AU/NZ, India, Japan certificates. Please contact [support@fs-net.de](mailto:support@fs-net.de) for additional information about process of certification.

The module offers:

- IEEE802.11 ac/a/b/g/n
- Bluetooth 2.1+EDR, Bluetooth 3.0 and Bluetooth 5.0 (supports low Energy)

Information about Bluetooth (QDID):

Please refer to the following BT QDID info for 88W8997 (AW-CM276NF).

QDID : D046929

<https://launchstudio.bluetooth.com/ListingDetails/91724>

If Bluez-5.37 will be used, the QDID from NXP can be used

<https://launchstudio.bluetooth.com/ListingDetails/92249>

Customer can use this QDIDs to create their device QDID.

**Note:** In case WLAN/BT module is mounted only one external SD card interface (SD\_A) is available and SD\_B is not available.

## 4.13 GPIO

GPIOs are free programmable. All GPIOs can trigger an interrupt. Pull-up's or pull-down's are configurable by software, but they are not available at board start-up. On a non-powered board it's not allowed to have a voltage on GPIO pins. Also a higher voltage as the announced IO power is not allowed.

	Pin	Standard	CPU Pad	Voltage	Remarks
<b>J1</b>	2	GPIO_J1_2	GPIO1_IO15	3.3V	
<b>J1</b>	7	GPIO_J1_7	SPDIF_EXT_CLK	3.3V	Can also PWM
<b>J1</b>	44	GPIO_J1_44	NAND_ALE	3.3V	
<b>J1</b>	46	GPIO_J1_46	NAND_CE0_B	3.3V	
<b>J1</b>	52	GPIO_J1_52	NAND_DQS	3.3V	
<b>J1</b>	54	GPIO_J1_54	GPIO1_IO01	3.3V	Can also PWM
<b>J2</b>	63	PWM	GPIO1_IO10	3.3V	PWM Output (PWM3)

Table 18: JTAG Interface

For the alternative usages of all Pins please refer to GPIO Reference Card.

## 4.14 JTAG

	Pin	Signal	CPU Pad	I/O	Voltage	Description
<b>J2</b>	93	JTAG_TCK	JTAG_TCK* <sup>1</sup>	I	1.8V	Test Clock
<b>J2</b>	95	JTAG_TMS	JTAG_TMS* <sup>1</sup>	I	1.8V	Test Mode Select
<b>J2</b>	97	JTAG_TDI	JTAG_TDI* <sup>1</sup>	I	1.8V	Test Data In
<b>J2</b>	99	JTAG_TDO	JTAG_TDO* <sup>1</sup>	O	1.8V	Test Data Out

*Table 19: JTAG Interface*

- For debug only
- Leave unconnected, if you don't use JTAG
- Don't put them in a JTAG chain, because different power sequence and power level could kill the CPU

## 4.15 Power and Power Control Pins

	Pin	Signal	I/O	Description
J2	24 26 28	VDD_VIN	I	Main Power supply input please refer chapter 8 Electrical characteristic
J2	30 32 34	GND*5	I	Main Power supply Ground input
J2	36	VDD_VBAT*1	I	RTC battery input; tie to 3.0V please refer chapter 8 Electrical characteristic
J2	40	VDD_3V.3*2	O	20mA output from on module DCDC powered from VDD_VIN
J2	52	SD_A_VCC	I	SDHC power output; 3.3V or 1.8V; max 150mA
J2	51	USB_OTG_VBUS	I	USB Phy voltage input; 5V
J2	41	USB_HOST_VBUS	I	USB Phy voltage input; 5V
J2	42	RESETIN*3	I	Power on reset input; 100k Pull-Up to 1.8V
J2	44	PMIC_STBY*4	O	Active high for going to SUSPEND state
J2	46	PMIC_ON_REQ	O	Active high for going to RUN state
J2	48	ON_OFF	I	CPU On/Off control pin, can be used with an external button
J2	2	AUDIO_A_VCC	I	External supply for audio codec; 3~3.3V – 5mA

Table 20: Power and Power Control

- \*1 By using a battery for VBAT the regulation rules have to be followed. Please check with your test laboratory. It's possible to use a supercap instead.
- \*2 VDD\_3V3 is the 3.3V @20mA power supply of the module generated from PMIC and powered from VDD\_VIN. Can be used as an "Enable Signal" for the power regulators on baseboard. Please do not use VDD\_3V3 pin as a power supply for carrier board.
- \*3 RESETINN is a Reset Input for the module. Will just reset the CPU. Button or OC/OD output will restart the CPU. On power fail VDD\_VIN has to be switched off and on to avoid latch up effects.
- \*4 PMIC\_STBY is going to high, if the CPU is going in standby. This allows switch of peripheral functions and save more power. Wakeup needs support by the driver, you have to check.
- \*5 The GND contacts which are given in the table above are the power ground contacts for VDD\_VIN. For a better EMC performance it is highly recommended to connect all GND contacts to GND on the carrier board (not just the power ground contacts).

## 5 Flash

### 5.1 eMMC Flash

The eMMC Flash is based on multi-level cell (MLC) technology. This technology has limited erase cycles and data retention depends on temperature. It is important to know, that high temperature impacts data retention of SLC or MLC flash. Independent if the device is powered or not. Please contact us, if your device is constantly in an environment where temperature is higher than 50°C.

The PicoCoreMX8MP module can support up to 32GB eMMC flash memory.

## 6 Real Time Clock (RTC)

There is a NXP PCF85263ATL or a compatible RTC component implemented on board. The accuracy is limited because the warming of the crystal on the board in operation. The RTC could drift some seconds per day.

## 7 Secure Authenticator IC

The secure tamper-resistant authentication IC NXP EdgeLock™ SE050 offers a strong cryptographic solution intended to be used by device manufacturers to prove the authenticity of their genuine products. It can be used for brand protection, revenue protection, and or customer safety.

For more information visit NXPs website.

This component is optional and not mounted in all configurations. Please contact sales to get more information.

## 8 Electrical characteristic

### 8.1 Absolute maximum ratings

Description	Min	Max	Unit
Input Voltage range 3.3V IO pins	-0.3	OVDD+0.3	V
Voltage on any IO with VIN off		0.3	V
USB_*_VBUS	-0.3	5.6	V
Maximum power consumption VDD_VBAT at 85°C		0.6	μA
Maximum output current 3.3V		20	mA

Table 21: Absolute Maximum Ratings

### 8.2 DC Electrical Characteristics

Parameter	Description	Condition	Min	Max	Unit
+5VS	Module main power		4.5	5.5	V
VDD_VBAT	RTC power		0.9	5.5	V
USB_*_VBUS	USB supply voltage		4.5	5.5	
OVDD	On module 3.3V DCDC		3.15	3.45	V
VDD_3V3	3.3V output for power enable on carrier board		OVDD	OVDD	V
V <sub>ih</sub>	High Level Input Voltage		0.7*OVDD	OVDD	V
V <sub>il</sub>	Low Level Input Voltage		0	0.3*OVDD	V
V <sub>oh</sub>	High Level Output Voltage	I <sub>oh</sub> =0.1mA	OVDD-0,15		V
V <sub>ol</sub>	Low Level Output Voltage	I <sub>ol</sub> =0.1mA		0.15	V
I <sub>o</sub>	Output current IOs	3.3V		5	mA

Table 22: DC Electrical Characteristics

## 9 Thermal Specification

Description	Min	Typ.	Max	Unit
Consumer Range Environmental Temperature	0		+70	°C
Industrial Range Environmental Temperature (I)	-20		+85	°C
Extended Industrial Range Environmental Temperature (XI)	-40		+85	°C

Table 23: Thermal Specs

- Note 1: Maximum junction temperature of the CPU is 105°C. In this case cooling is a necessity and highly recommended. See also: [Power Consumption and Power Consumption and Cooling](#)
- Note 2: WLAN/BT is -30°C to +85°C only. This component is not critical for the booting operation.
- Note 3: Life expectancy of the CPU is shortened by high temperatures. Please check *NXP AN12468* (<https://www.nxp.com/docs/en/application-note/AN12468.pdf>)

## 10 Review Service

F&S provide a schematic review service for your baseboard implementation. Please send your schematic as searchable PDF to [support@fs-net.de](mailto:support@fs-net.de).

## 11 ESD and EMC Implementing

Like all other COM modules on the market there is no ESD protection on any signal out from the COM module. ESD protection has to be placed as near as possible to the ESD source - this is the connector with external access on the COM baseboard.

A helpful guide is available from TI: [ESD Protection Layout Guide](#)

The module supports spread spectrum in order to reduce the electromagnetic interference (EMI). This will normally reduce the EMI between 9 and 12 dB and so this can decrease your shielding requirements. We highly recommend to have controlled impedances and wires as short as possible in your layout designs.

## 12 Second source rules

F&S qualifies their second sources for parts autonomously, as long as this does not touch the technical characteristics of the product. This is necessary to guarantee delivery times and product life. A setup of release samples with released second sources is not possible.

F&S does not use broker components without the consent of the customer.

## 13 Power Consumption and Cooling

Depend on your product version you will have different temperature range and power consumption of the module.

The operating temperature can be measured on the mounting holes on top of the module and **shouldn't exceed the maximum operating temperature of the board** (85°C).

The maximum power consumption of the board could be **t.b.d.** Watt. This value is with 100% working of cores and full working graphic engines. Calculating with this scenario does need an expensive cooling.

Depend on your application and your worst case scenario the maximum power consumption is much lower. This will save money on your cooling solution. We recommend to measure this with your application. We see values between max. **t.b.d.** and **t.b.d.** Watt on different custom applications.

Because the different environments for air temperature, airflow, thermal radiation, power consumption of the board on your application and the power consumption of other components like power supply and LCD inside the system you have to calculate a working cooling solution for the board.

Just cooling the CPU with 70-90% of the power consumption of the entire board is the best way to cool the board.

To calculate your cooling we recommend this helpful literature and the CPU datasheet

- [AN4579 from NXP: Thermal management guidelines](#)
- [fischerelektronik.de/web\\_fisch...eKataloge/Heatsinks/#/18/](#)
- [http://www.eetimes.com/document.asp?doc\\_id=1276748](http://www.eetimes.com/document.asp?doc_id=1276748)
- [http://www.eetimes.com/document.asp?doc\\_id=1276750](http://www.eetimes.com/document.asp?doc_id=1276750)

## 14 Storage conditions

Maximum storage on room temperature with non-condensing humidity: 6 months

Maximum storage on controlled conditions 25 ±5 °C, max. 60% humidity: 12 months

For longer storage we recommend vacuum dry packs.

## 15 ROHS and REACH Statement

All F&S designs are created from lead-free components and are completely ROHS compliant.

The products we supply do not contain any substance on the latest candidate list published by the European Chemicals Agency according to Article 59(1,10) of Regulation (EC) 1907/2006 (REACH) in a concentration above 0.1 mass %.

Consequently, the obligations in No. 1 and 2 paragraphs in Annex are not relevant here.

Please understand that F&S is not performing any chemical analysis on its products to testify REACH compliance and is therefore not able to fill out any detailed inquiry forms.



## 16 Packaging

All F&S ESD-sensitive products are shipped either in trays or bags. The modules are shipped in trays. One tray can hold 20 boards. An empty tray is used as top cover.

## 17 Matrix Code Sticker

All F&S hardware is shipped with a matrix code sticker including the serial number. Enter your serial number here <https://www.fs-net.de/en/support/serial-number-info-and-rma/> to get information on shipping date and type of board.



*Figure 10: Matrix Code Sticker*

# 18 Appendix

## Important Notice

The information in this publication has been carefully checked and is believed to be entirely accurate at the time of publication. F&S Elektronik Systeme (“F&S”) assumes no responsibility, however, for possible errors or omissions, or for any consequences resulting from the use of the information contained in this documentation.

F&S reserves the right to make changes in its products or product specifications or product documentation with the intent to improve function or design at any time and without notice and is not required to update this documentation to reflect such changes.

F&S makes no warranty or guarantee regarding the suitability of its products for any particular purpose, nor does F&S assume any liability arising out of the documentation or use of any product and specifically disclaims any and all liability, including without limitation any consequential or incidental damages.

Specific testing of all parameters of each device is not necessarily performed unless required by law or regulation.

Products are not designed, intended, or authorized for use as components in systems intended for applications intended to support or sustain life, or for any other application in which the failure of the product from F&S could create a situation where personal injury or death may occur. Should the Buyer purchase or use a F&S product for any such unintended or unauthorized application, the Buyer shall indemnify and hold F&S and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if such claim alleges that F&S was negligent regarding the design or manufacture of said product.

Specifications are subject to change without notice.

## Warranty Terms

### Hardware Warranties

F&S guarantees hardware products against defects in workmanship and material for a period of one (1) year from the date of shipment. Your sole remedy and F&S’s sole liability shall be for F&S, at its sole discretion, to either repair or replace the defective hardware product at no charge or to refund the purchase price. Shipment costs in both directions are the responsibility of the customer. This warranty is void if the hardware product has been altered or damaged by accident, misuse or abuse.

### Software Warranties

Software is provided “AS IS”. F&S makes no warranties, either express or implied, with regard to the software object code or software source code either or with respect to any third party materials or intellectual property obtained from third parties. F&S makes no warranty that the software is useable or fit for any particular purpose. This warranty replaces all other warranties written or unwritten. F&S expressly disclaims any such warranties. In no case shall F&S be liable for any consequential damages.



**Disclaimer of Warranty**

THIS WARRANTY IS MADE IN PLACE OF ANY OTHER WARRANTY, WHETHER EXPRESSED, OR IMPLIED, OF MERCHANTABILITY, FITNESS FOR A SPECIFIC PURPOSE, NON-INFRINGEMENT OR THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION, EXCEPT THE WARRANTY EXPRESSLY STATED HEREIN. THE REMEDIES SET FORTH HEREIN SHALL BE THE SOLE AND EXCLUSIVE REMEDIES OF ANY PURCHASER WITH RESPECT TO ANY DEFECTIVE PRODUCT.

**Limitation on Liability**

UNDER NO CIRCUMSTANCES SHALL F&S BE LIABLE FOR ANY LOSS, DAMAGE OR EXPENSE SUFFERED OR INCURRED WITH RESPECT TO ANY DEFECTIVE PRODUCT. IN NO EVENT SHALL F&S BE LIABLE FOR ANY INCIDENTAL OR CONSEQUENTIAL DAMAGES THAT YOU MAY SUFFER DIRECTLY OR INDIRECTLY FROM USE OF ANY PRODUCT. BY ORDERING THE PRODUCT, THE CUSTOMER APPROVES THAT THE F&S PRODUCT, HARDWARE AND SOFTWARE, WAS THOROUGHLY TESTED AND HAS MET THE CUSTOMER'S REQUIREMENTS AND SPECIFICATIONS

# 19 Content

Table 1: Mechanical Dimensions.....	6
Table 2: B2B connector .....	15
Table 3: USB Host & OTG Interface.....	17
Table 4: SD Card Interface Pinout.....	19
Table 5: Serial Peripheral Interface Pinout.....	20
<i>Table 6: I2C Interface Pinout.....</i>	<i>21</i>
Table 7: Serial Interface Pin Out.....	22
Table 8: Serial Interface Pinout .....	23
Table 9: Ethernet A & B Signals .....	24
Table 10: RGMII Interface Signals.....	25
Table 11: Audio A Interface .....	28
Table 12: Audio B Interface .....	29
Table 13: PCIE Interface .....	30
<i>Table 14: Display Combinations.....</i>	<i>31</i>
Table 15: MIPI DSI / LVDS Interface .....	32
Table 16: MIPI DSI / LVDS Interface .....	33
Table 17: MIPI CSI Interface .....	34
Table 18: JTAG Interface.....	35
Table 19: JTAG Interface.....	37
Table 20: Power and Power Control.....	38
Table 21: Absolute Maximum Ratings .....	40
Table 22: DC Electrical Characteristics .....	40
Table 23: Thermal Specs.....	41
Figure 1: Block Diagram .....	5
Figure 2: Mechanical Dimension from bottom side (dimensions in imm) .....	6
Figure 3: WE SMT Steel Spacer.....	7
Figure 4: USB OTG example connection .....	16
Figure 5: SD Card connector example connection .....	19
Figure 6: SD_A supply voltage switching circuit.....	20
Figure 7: UART transceiver example.....	22
Figure 8: LAN output example .....	26
Figure 9: Headphone-Out Mic-In Example Circuit.....	27
Figure 10: Matrix Code Sticker .....	44