



Hardware Documentation

armStoneMX8ULP *for HW Revision 1.00*

Version 002/01.2025



**Elektronik
Systeme**

© F&S Elektronik Systeme GmbH
Untere Waldplätze 23
D-70569 Stuttgart

www.fs-net.de

Phone: +49(0)711-123722-0

About This Document

This document describes how to use the armStoneMX8ULP (further named as armStone) with mechanical and electrical information. The latest version of this document can be found at: www.fs-net.de.

ESD Requirements



All F&S hardware products are electrostatic discharge (ESD) sensitive. All products are handled and packaged according to ESD guidelines. Please do not handle or store ESD sensitive material in ESD unsafe environments. Negligent handling will harm the product and warranty claims become void.

Review Service

F&S provide a schematic review service for your baseboard implementation. Please send your schematic as searchable PDF to support@fs-net.de.

History

| Version/Date | Platform | Added (A) Removed (R) Modified (M) | Chapter | Description | Author |
|--------------|----------|--|---------|-----------------|--------|
| 002/01.2025 | - | - | All | Initial Version | SM |
| | | | | | |

Table of Content

| | | |
|----------|---------------------------------|-----------|
| 1 | Overview | 6 |
| 1.1 | Additional Documentation..... | 6 |
| 1.2 | General Parameter | 6 |
| 1.3 | Block Diagram..... | 6 |
| 1.4 | Dimensions and Connectors..... | 7 |
| 1.4.1 | Technical Drawing..... | 7 |
| 1.4.2 | Connectors..... | 8 |
| 1.5 | Variants..... | 9 |
| 2 | Detailed Description | 10 |
| 2.1 | Power Management | 10 |
| 2.1.1 | Power Supply | 10 |
| 2.1.2 | System Control..... | 10 |
| 2.2 | I2C | 11 |
| 2.3 | CAN | 12 |
| 2.4 | Serial | 13 |
| 2.4.1 | UART | 13 |
| 2.4.2 | RS232 | 13 |
| 2.4.3 | RS485 | 13 |
| 2.5 | USB..... | 14 |
| 2.5.1 | USB OTG..... | 14 |
| 2.5.2 | USB Host | 14 |
| 2.6 | Ethernet | 15 |
| 2.7 | Micro SD Card..... | 16 |
| 2.8 | Wi-Fi and Bluetooth..... | 16 |
| 2.9 | Display..... | 17 |
| 2.9.1 | DSI17 | 17 |
| 2.9.2 | LVDS..... | 17 |
| 2.9.3 | Connector | 18 |
| 2.9.4 | Backlight | 19 |
| 2.10 | Camera | 19 |
| 2.11 | PDM Microphone | 20 |
| 2.12 | General Purpose Connector | 20 |
| 2.13 | Feature Connector | 20 |
| 2.13.1 | Pin List..... | 20 |
| 2.13.2 | SPI 22 | 22 |
| 2.13.3 | PWM | 22 |
| 2.13.4 | ADC | 23 |
| 2.13.5 | GPIO | 23 |
| 2.13.6 | Audio / I2S..... | 23 |
| 2.14 | EEPROM | 23 |
| 2.15 | eMMC..... | 24 |
| 2.16 | RTC..... | 24 |
| 2.17 | EdgeLock SE05x..... | 24 |
| 3 | Characteristics | 25 |



| | | |
|-----|---------------------------------------|-----------|
| 3.1 | Absolute Maximum Ratings | 25 |
| 3.2 | Recommended Operating Conditions..... | 26 |
| 4 | Packaging & Labels | 27 |
| 4.1 | ESD | 27 |
| 4.2 | Serial Number | 27 |
| 5 | Appendix | 28 |
| 5.1 | Second source rules | 28 |
| 5.2 | RoHS and REACH statement..... | 28 |
| 5.3 | Important Notice | 28 |
| 6 | Warranty Terms | 29 |
| 6.1 | Hardware Warranties | 29 |
| 6.2 | Software Warranties..... | 29 |
| 6.3 | Disclaimer of Warranty | 29 |
| 6.4 | Limitation on Liability | 29 |



Tables

| | |
|---|----|
| Table 1: General parameter | 6 |
| Table 2: Connector description..... | 8 |
| Table 3: Variants description | 9 |
| Table 4: J1 pin description | 10 |
| Table 5: Control signal description (J11) | 11 |
| Table 6: Control signal description (J16)..... | 11 |
| Table 7: I2C usage | 12 |
| Table 8: J10 pin description | 12 |
| Table 9: J5 pin description | 15 |
| Table 10: J8 pin description | 18 |
| Table 11: J9 pin description | 19 |
| Table 12: J7 pin description | 20 |
| Table 13: J12 pin description | 20 |
| Table 14: J11 pin description | 22 |
| Table 15: Absolute maximum ratings | 25 |
| Table 16: Recommended operating conditions..... | 26 |

Figures

| | |
|--|----|
| Figure 1: Block diagramm | 6 |
| Figure 2: Technical drawing | 7 |
| Figure 3: Block diagram power supply & system control..... | 10 |
| Figure 4: Detailed view of J16 | 11 |
| Figure 5: Block diagram I2C..... | 11 |
| Figure 6: Block diagram CAN..... | 12 |
| Figure 7: Block diagram Serial..... | 13 |
| Figure 8: Block diagram USB OTG | 14 |
| Figure 9: Block diagram USB host | 14 |
| Figure 10: Detailed view of J5 | 15 |
| Figure 11: Block diagram ethernet..... | 15 |
| Figure 12: Block diagram microSD card | 16 |
| Figure 13: Block diagram Wi-Fi and Bluetooth | 16 |
| Figure 14: Block diagram display | 17 |
| Figure 15: Block diagram backlight supply..... | 19 |
| Figure 16: Block diagram camera..... | 19 |
| Figure 17: Block diagram PDM microphone | 20 |
| Figure 18: Block diagram SPI..... | 22 |
| Figure 19: Block diagram PWM..... | 22 |
| Figure 20: Block diagram ADC..... | 23 |
| Figure 21: Block diagram GPIOs..... | 23 |
| Figure 22: Block diagram audio / I2S | 23 |

1 Overview

1.1 Additional Documentation

This armStone contains an adapted FS 8ULP OSM-SF.


The latest versions of the documents can be found on www.fs-net.de.

1.2 General Parameter

| Parameter | Description |
|-----------------------|------------------------------|
| Dimension | 100.0 mm x 72.0 mm x 19.5 mm |
| Weight | ≈ 50.0 g |
| Operating Temperature | -25.0 °C ... +85.0 °C |
| Mounting Holes | 4x Ø 3.2 mm |

Table 1: General parameter

1.3 Block Diagram




Note: This diagram shows the maximum available features. The availability depends on the configuration.

Figure 1: Block diagramm

1.4 Dimensions and Connectors

1.4.1 Technical Drawing



Note: All dimensions are in mm.

Figure 2: Technical drawing

1.4.2 Connectors

| Ref. | Description | Connector Type | Counter Part |
|------|---------------------------|----------------------------------|---|
| J1 | Power Input | Phoenix Contact, MC 1,5/5-G-3,81 | Phoenix Contact, MC 1,5/ 5-ST-3,81 |
| J2 | Power Input (optional) | 2x5 pos RM: 2.54 mm | |
| J3 | 1x USB 2.0, OTG | Type C | |
| J4 | 2x USB 2.0 | 2x Type A | |
| J5 | 2x USB 2.0 | 2x5 pos RM: 2.54 mm | |
| J6 | Ethernet | RJ45 | |
| J7 | Camera | Amphenol, SFW15R-1 | FPC cable, 15pos, Pitch: 1.00 mm ¹ |
| J8 | Display | Hirose, MDF76GW-30S-1H | JAE, FI-X30H ¹ |
| J9 | Backlight Connector | Hirose, DF13-04 | Hirose, DF13-4S-1.25C ¹ |
| J10 | RS485 / CAN | 2x5 pos RM: 2.54 mm, shrouded | |
| J11 | Feature Connector | 2x33 pos RM. 2.54 mm | |
| J12 | General Purpose Connector | Hirose, DF13-06 | Hirose, DF13-6S-1.25C ¹ |
| J13 | PDM Microphone | Hirose, DF13-06 | Hirose, DF13-6S-1.25C ¹ |
| J14 | SD Card | Micro SD | |
| J16 | Power Button & LED | 2x2 pos RM: 2.54 mm | |
| J17 | JTAG | 2x5 pos RM: 1.27 mm | |
| D1 | 5.0 V indicator | LED yellow | |
| D2 | 3.3 V indicator | LED yellow | |

¹Connectors and preassembled cables are available for purchase at www.fs-net.de.

Table 2: Connector description

1.5 Variants

| Variant | Processor | Memory | ADC | SPI/B | RS485 | UART B RTS/CTS | CAN Transceiver | Wifi | Bluetooth | uSD Card | USB Hub | Ethernet 100 Mbit | LVDS | MIPI-DSI | MIPI-CSI | PDM MIC In | Audio Codec | T _{AMB} |
|---------|---|--|-----|-------|-------|-------------------|--------------------|------|-----------|----------|---------|----------------------|------|----------|----------|------------|----------------|------------------------|
| V2I | NXP i.MX 8ULP (MIMX8UD5CVP08SC) 2x A35 (800MHz) 1x M33 (216 MHz) Hifi 4 DSP (600 MHz) | 1 GB LPDDR4 8 GB eMMC 64 kbit EEPROM | ✓ | ✓ | ✓ | ✓ | ✓ | | | ✓ | ✓ | ✓ | ✓ | | ✓ | ✓ | ✓ | -25 °C to +85 °C |
| V4I | NXP i.MX 8ULP 2x A35 (800MHz) 1x M33 (216 MHz) Hifi 4 DSP (600 MHz) | 2 GB LPDDR4 8 GB eMMC 64 kbit EEPROM | ✓ | ✓ | ✓ | | ✓ | ✓ | ✓ | | ✓ | ✓ | ✓ | | ✓ | ✓ | ✓ | -25 °C to +85 °C |

Table 3: Variants description

| Pin | Signal | Voltage | I/O | PU/PD | Description |
|-----|-----------------|---------|-----|---------|--|
| 51 | SYS_RST# | 5.0 V | I | PU 100k | System reset, low active |
| 65 | FORCE_RECOVERY# | 1.8 V | I | PU 10k | Selects recovery mode over USB OTG, low active |
| 66 | GND | | | | |

Table 5: Control signal description (J11)

| Pin | Signal | Voltage | I/O | PU/PD | Description |
|-----|----------|---------|-----|---------|---|
| 1 | LED_3V3 | 3.3 V | O | PU 1.5k | Contact for an external LED, same as D2 |
| 2 | GND | | | | |
| 3 | PWR_BTN# | 1.8 V | I | PU 10k | Power button, low active, debounced |
| 4 | GND | | | | |

Table 6: Control signal description (J16)




Figure 4: Detailed view of J16

2.2 I2C




Figure 5: Block diagram I2C

There are six I2C buses available (one is for internal use only). All channels have 2.2 kΩ pull up resistors. The buses are connected to the following components.

| Ch. | Voltage | Connected Part | Adress | Description |
|-----|---------|------------------|--------|--|
| Int | 1.8 V | RTC | 0x51 | Internal real time clock |
| | | PMIC | 0x32 | Internal power management chip |
| A | 3.3 V | ADC | 0x49 | Analog digital converter, if used |
| | | J11 | - | Feature Connector |
| | 1.8 V | EEPROM | 0x50 | Internal EEPROM |
| | | DSI / LVDS conv. | 0x0F | DSI to LVDS converter, if LVDS option is used |
| | | SE050 | 0x48 | Security chip |
| B | 3.3 V | J8 | - | Display connector |
| | | J11 | - | Feature Connector, when SPI B is not used |
| | | J12 | - | General purpose connector |
| C | 3.3 V | J11 | - | Feature Connector |
| D | 1.8 V | J7 | - | Camera connector, when PDM microphone is not used |
| E | 1.8 V | Audio Codec | 0x34 | Audio codec, if used |
| | | J7 | - | Camera connector, when PDM microphone is used |

Table 7: I2C usage

2.3 CAN




Figure 6: Block diagram CAN

The armStone has one CAN bus with a “transceiver option” (including a 120 Ω termination) and “no transceiver option”.

CAN is normally connected to J10 (see Table 8) but can optionally be routed to J11 (see Table 14). In this case RS485 is removed from J11 and connected to J10.

| Pin | Signal | Voltage | I/O | Description |
|-----|-----------------|--------------|-----|---|
| 1 | V_CAN | 3.3 V /5.0 V | PWR | Supply voltage that can be either connected to V_3V3 or V_5V0 |
| 2 | GND | | | |
| 3 | CAN_L (RS485 N) | | I/O | Optional CAN_RX ¹ |
| 4 | CAN_H (RS485 P) | | I/O | Optional CAN_TX ¹ |
| 5 | GND | | | |
| 6 | n.c. | | | |
| 7 | n.c. | | | |
| 8 | V_CAN | 3.3 V /5.0 V | PWR | Supply voltage that can be either connected to V_3V3 or V_5V0 |
| 9 | n.c. | | | |
| 10 | n.c. | | | |

¹In case of missing transceiver

Table 8: J10 pin description

2.4 Serial




Figure 7: Block diagram Serial

2.4.1 UART

The armStone has five UART channels. Four of these channels (UART B to E) are directly available, depending on the feature options. All UARTs can be connected to the Feature Connector (J11).

2.4.2 RS232

The armStone has a 2-channel RS232 transceiver (RS232 A and RS232 B). The debug port is dedicated to UART A.

As an option, RS232 B (default: UART E) can be connected to UART D. The respective other UART (D or E) can be used on the Feature Connector (J11).

2.4.3 RS485

The armStone has one RS485 transceiver (including a 120 Ω termination) which is connected to UART C. RS485 is normally connected to the Feature Connector (J11, see Table 14) but can optionally be routed to J10 (see Table 8). In this case CAN is removed from J10 and connected to J11.

UART C can also be directly connected to J11.

2.5 USB

2.5.1 USB OTG




Figure 8: Block diagram USB OTG

The armStone has one USB 2.0 OTG port on connector J3. This port is used as a boot source for recovery.

As an option TVS diodes for ESD protection and a ferrite bead for supply filtering can be mounted. It is also possible to define the port permanently as an upstream facing port (UFP) or downstream facing port (DFP) for cost reduction¹.

¹In the case of an UFP port, the recovery functionality is disabled.

2.5.2 USB Host




Figure 9: Block diagram USB host

There are four USB 2.0 host ports on two connectors (J4, J5). All ports are connected to a USB hub¹. All ports share the same voltage domain. This domain can be switched and current limited².

Optional the supply of these ports can be filtered by a ferrite bead. The ports on J4 can be ESD protected by TVS diodes additionally³. J5 is for internal use and has no additional ESD protection³ or signal filtering option.

For the pinning of J5 see Table 9 and Figure 10.

¹For cost optimization, a reduction to one port on J4 is possible.

²Optimal feature

³The USB hub is ESD protected up to 4kV (HBM)

| Pin | Signal | Voltage | I/O | Description |
|-----|--------------|---------|-----|---------------------------------|
| 1 | V_USB_B_VBUS | 5.0 V | PWR | USB supply |
| 2 | | | | |
| 3 | USB_B3_D_N | | I/O | USB data negative on hub port 3 |
| 4 | USB_B4_D_N | | I/O | USB data positive on hub port 3 |
| 5 | USB_B3_D_P | | I/O | USB data negative on hub port 4 |
| 6 | USB_B4_D_P | | I/O | USB data positive on hub port 4 |
| 7 | GND | | | |
| 8 | | | | |
| 9 | Shield | | | |
| 10 | | | | |

Table 9: J5 pin description




Figure 10: Detailed view of J5

2.6 Ethernet




Figure 11: Block diagram ethernet

The armStone uses a Microchip KSZ8081 physical layer transceiver (PHY) for one 100 Mbit/s ethernet port on J6. The PHY address is set to [000]. Only the green LED of J6 is connected¹.

¹LED function: No Link = OFF, Link = ON, Act = Toggle

2.7 Micro SD Card




Figure 12: Block diagram microSD card

The armStone has a μ SD card slots that supports High Speed mode with a Frequency up to 50 MHz and a data rate up to 25 MB/s.

2.8 Wi-Fi and Bluetooth




Figure 13: Block diagram Wi-Fi and Bluetooth

For Wi-Fi 6 and Bluetooth v5.4 functionality a ublox Maya-W26x module can optionally be implemented. This feature excludes the usage of the microSD card slot and UART B on the Feature Connector.

2.9 Display




Figure 14: Block diagram display

There are two mutually exclusive display ports available on J8, with different standards. All display signals can optionally be filtered with common mode chokes and ESD protected by TVS diodes.

J8 also includes an I2C bus and two GPIOs for display control.

As an option the display supply is switchable.

2.9.1 DSI

The i.MX8ULP natively provides a 4-lane DSI interface. It supports MIPI Specification for D-PHY v2.1. The maximum resolution is (1920 x 1080) pixel at 60fps.

2.9.2 LVDS

As an alternative, the TC358775XBG from Toshiba converts the DSI signals into a dual link LVDS display port. The maximum resolution here is (1920 x 1200) pixel.

2.9.3 Connector

| Pin | Signal | Voltage | I/O | PU/PD | Description |
|-----|--------------|------------------|-----|---------|--|
| 1 | DISP_D0_N | | O | | DSI or LVDS A data 0 negative |
| 2 | DISP_D0_P | | O | | DSI or LVDS A data 0 positive |
| 3 | DISP_D1_N | | O | | DSI or LVDS A data 1 negative |
| 4 | DISP_D1_P | | O | | DSI or LVDS A data 1 positive |
| 5 | DISP_D2_N | | O | | DSI or LVDS A data 2 negative |
| 6 | DISP_D2_P | | O | | DSI or LVDS A data 2 positive |
| 7 | GND | | | | |
| 8 | DISP_CLK_N | | O | | DSI or LVDS A clock negative |
| 9 | DISP_CLK_P | | O | | DSI or LVDS A clock positive |
| 10 | DISP_D3_N | | O | | DSI or LVDS A data 3 negative |
| 11 | DISP_D3_P | | O | | DSI or LVDS A data 3 positive |
| 12 | LVDS_B_D0_N | | O | | LVDS B data 0 negative |
| 13 | LVDS_B_D0_P | | O | | LVDS B data 0 positive |
| 14 | GND | | | | |
| 15 | LVDS_B_D1_N | | O | | LVDS B data 1 negative |
| 16 | LVDS_B_D1_P | | O | | LVDS B data 1 positive |
| 17 | GND | | | | |
| 18 | LVDS_B_D2_N | | O | | LVDS B data 2 negative |
| 19 | LVDS_B_D2_P | | O | | LVDS B data 2 positive |
| 20 | LVDS_B_CLK_N | | O | | LVDS B clock negative |
| 21 | LVDS_B_CLK_P | | O | | LVDS B clock positive |
| 22 | LVDS_B_D3_N | | O | | LVDS B data 3 negative |
| 23 | LVDS_B_D3_P | | O | | LVDS B data 3 positive |
| 24 | GND | | | | |
| 25 | I2C_B_SDA | 3.3 V | I/O | PU 2.2k | I2C B signal data |
| 26 | TOUCH_IRQ | 3.3 V | I/O | | GPIO for touch sensor interrupt events |
| 27 | I2C_B_SCL | 3.3 V | O | PU 2.2k | I2C B signal clock |
| 28 | DISP_RST# | 3.3 V | I/O | | GPIO for display reset |
| 29 | V_DISP | 3.3 V / 5.0 V | PWR | | Supply voltage |
| 30 | | | | | |

Table 10: J8 pin description

2.9.4 Backlight




Figure 15: Block diagram backlight supply

The connector (J9) to supply a display backlight is directly routed from the supply input connector J1 (see Table 4). As default, the backlight is supplied by an individual source. Optionally the backlight supply can be connected to the V_5V0 module input voltage (see chapter 2.1).

There is also the option of two control signals on J9.

| Pin | Signal | I/O | Description |
|-----|---------------------------------|---------|---|
| 1 | V_BL | PWR | Supply voltage pin for a display backlight |
| 2 | V_BL (opt. BL_EN ¹) | PWR (O) | Optional GPIO for backlight enable |
| 3 | GND (opt. BL_PWM) | PWR (O) | Optional PWM (pulse width modulation) for backlight dimming |
| 4 | GND | | |

¹Permanent available at Feature Connector pin 34

Table 11: J9 pin description

2.10 Camera




Figure 16: Block diagram camera

The armStone supports one 2-lane MIPI CSI camera interface on connector J7.

| Pin | Signal | Voltage | I/O | PU/PD | Description |
|-----|------------|---------|-----|-------|------------------------|
| 1 | GND | | | | |
| 2 | CSI_D0_N | | I | | CSI data 0 negative |
| 3 | CSI_D0_P | | I | | CSI data 0 positive |
| 4 | GND | | | | |
| 5 | CSI_D1_N | | I | | CSI data 1 negative |
| 6 | CSI_D1_P | | I | | CSI data 1 positive |
| 7 | GND | | | | |
| 8 | CSI_CLK_N | | I | | CSI clock negative |
| 9 | CSI_CLK_P | | I | | CSI clock positive |
| 10 | GND | | | | |
| 11 | CAM_EN_1V8 | 1.8 V | O | | GPIO for camera enable |

| | | | | | |
|----|---------------|-------|-----|---------|---------------------------------|
| 12 | CAM_MCK_1V8 | 1.8 V | O | | Master clock |
| 13 | I2C_D_SCL_1V8 | 1.8 V | O | PU 2.2k | I2C D signal clock ¹ |
| 14 | I2C_D_SDA_1V8 | 1.8 V | I/O | PU 2.2k | I2C D signal data ¹ |
| 15 | V_3V3 | 3.3 V | PWR | | Supply voltage |

¹Optional I2C E, when PDM microphone is used.

Table 12: J7 pin description

2.11 PDM Microphone




Figure 17: Block diagram PDM microphone

The i.MX8ULP supports a PDM microphone. The armStone has an optional connector for this function¹. A ferrite bead can be applied to filter the supply voltage.

¹The use of the PDM microphone will change the I2C channel at the camera interface.

2.12 General Purpose Connector

For generic external devices, like sensors, the general purpose connector J12 delivers some general signals and a supply.

| Pin | Signal | Voltage | I/O | PU/PD | Description |
|-----|---------------|---------|-----|---------|--|
| 1 | V_3V3 | 3.3 V | PWR | | 3.3 V supply output, max. 0.5 A ¹ |
| 2 | I2C_B_SDA_3V3 | 3.3 V | O | PU 2.2k | I2C B signal clock |
| 3 | I2C_B_SCL_3V3 | 3.3 V | I/O | PU 2.2k | I2C B signal data |
| 4 | GPIO_4_3V3 | 3.3 V | I/O | | general purpose I/O |
| 5 | GPIO_5_3V3 | 3.3 V | I/O | | general purpose I/O |
| 6 | GND | | | | |

¹Max. 0.5 A overall including 3.3 V rail on Feature Connector

Table 13: J12 pin description

2.13 Feature Connector

The Feature Connector (J11) gives easy access to the most important signals and buses. To increase variety and flexibility, many of the pins have secondary options (further called opt.).

2.13.1 Pin List

| Pin | Signal | Voltage | I/O | PU/PD | Description |
|-----|------------|---------|-----|-------|--|
| 1 | V_3V3 | 3.3 V | PWR | | 3.3 V supply output ¹ |
| 2 | V_5V0 | 5.0 V | PWR | | 5.0 V supply output ² |
| 3 | GPIO_3 | 3.3 V | I/O | | general purpose I/O |
| 4 | SPI_B_SCK | 3.3 V | O | | SPI B serial data clock |
| 5 | GPIO_5 | 3.3 V | I/O | | general purpose I/O |
| 6 | SPI_B_CS0# | 3.3 V | O | | SPI B master chip Select 0 |
| 7 | GPIO_7 | 3.3 V | I/O | | general purpose I/O |
| 8 | SPI_B_SDO | 3.3 V | O | | SPI B serial data output (opt. I2C_B_SCL, 3.3V, PU 2.2k) |

| | | | | | |
|----|--------------|-------|-----|---------|--|
| 9 | GPIO_9 | 3.3 V | I/O | | general purpose I/O |
| 10 | SPI_B_SDI | 3.3 V | I | | SPI B serial data input (opt. I2C_B_SDA, 3.3V, PU 2.2k) |
| 11 | GND | | | | |
| 12 | SPI_A_SCK | 3.3 V | O | | SPI A serial data clock |
| 13 | RS485_P | | I/O | | RS485 data positive |
| 14 | SPI_A_CS0# | 3.3 V | O | | SPI A master chip select 0 |
| 15 | RS485_N | | I/O | | RS485 data negative |
| 16 | SPI_A_SDO | 3.3 V | O | | SPI A serial data output |
| 17 | SPI_A_SDI | 3.3 V | I | | SPI A serial data input |
| 18 | UART_D_TX | 3.3 V | O | | UART D transmit output |
| 19 | I2C_C_SCL | 3.3 V | O | PU 2.2k | I2C C signal clock (opt. UART_B_RTS, 3.3V) |
| 20 | UART_D_RX | 3.3 V | I | | UART D receive input |
| 21 | I2C_C_SDA | 3.3 V | I/O | PU 2.2k | I2C C signal data (opt. UART_B_CTS, 3.3V) |
| 22 | UART_E_TX | 3.3 V | O | | UART E transmit output |
| 23 | UART_B_TX | 3.3 V | O | | UART B transmit output |
| 24 | UART_E_RX | 3.3 V | I | | UART E receive input |
| 25 | UART_B_RX | 3.3 V | I | | UART B receive input |
| 26 | GPIO_26 | 3.3 V | I/O | | general purpose I/O |
| 27 | GND | | | | |
| 28 | PWM_1 | 3.3 V | O | | PWM capable GPIO 1 |
| 29 | AIN_A | | I | | Analog input channel A (opt. I2C_A_SDA, 3.3V, PU 2.2k) |
| 30 | PWM_2 | 3.3 V | O | | PWM capable GPIO 2 |
| 31 | AIN_B | | I | | Analog input channel B (opt. I2C_A_SCL, 3.3V, PU 2.2k) |
| 32 | PWM_3 | 3.3 V | O | | PWM capable GPIO 3 |
| 33 | AIN_C | | I | | Analog input channel C (opt. ADS1015_ALERT, 3.3V) |
| 34 | BL_EN | 3.3 V | I/O | | backlight enable signal |
| 35 | AIN_D | | I | | Analog input channel D |
| 36 | RS232_B_RXD | | I | | RS232 B receive input |
| 37 | GND | | | | |
| 38 | RS232_B_TXD | | O | | RS232 B transmit output |
| 39 | V_3V3 | 3.3 V | PWR | | 3.3 V supply output ¹ |
| 40 | V_5V0 | 5.0 V | PWR | | 5.0 V supply output ² |
| 41 | AU_MIC_IN | | I | | Audio microphone in right (opt. I2S_DATA_OUT, 1.8V) |
| 42 | GND | | | | |
| 43 | n.c. | | | | |
| 44 | AU_LINE_IN_R | | I | | analog audio IN, right channel (opt. I2S_MCLK, 1.8V) |
| 45 | AU_OUT_R | | O | | analog audio OUT, right channel (opt. I2S_DATA_IN, 1.8V) |
| 46 | GND | | | | |
| 47 | GND | | | | |
| 48 | AU_LINE_IN_L | | I | | analog audio IN, left channel (opt. I2S_LRCLK, 1.8V) |
| 49 | AU_OUT_L | | O | | analog audio OUT, left channel (opt. I2S_BITCLK, 1.8V) |
| 50 | GND | | | | |
| 51 | SYS_RST# | 1.8 V | I | | Reset input, low active |
| 52 | V_3V3 | 3.3 V | PWR | | 3.3 V supply output ¹ |
| 53 | n.c. | | | | |

| | | | | | |
|----|-----------------|-------|-----|--|--|
| 54 | n.c. | | | | |
| 55 | RS232_A_RXD | | I | | RS232 A receive input |
| 56 | RS232_A_RTS | | I | | RS232 A “Request to Send” handshake signal |
| 57 | RS232_A_TXD | | O | | RS232 A transmit output |
| 58 | RS232_A_CTS | | O | | RS232 A “Clear to Send” handshake signal |
| 59 | n.c. | | | | |
| 60 | n.c. | | | | |
| 61 | GND | | | | |
| 62 | V_5V0 | 5.0 V | PWR | | 5.0 V supply output ² |
| 63 | CAN_L | | I/O | | CAN Low, terminated with 120Ω (opt. CAN_RX, 3.3V, PU 4.7k) |
| 64 | CAN_H | | I/O | | CAN High, terminated with 120Ω (opt. CAN_TX, 3.3V) |
| 65 | FORCE_RECOVERY# | 1.8 V | I | | HIGH: Boot from Fuses LOW: Serial Donwloader |
| 66 | GND | | | | |

¹Max 0.5 A overall on 3.3 V rail.

²Max 0.5 A overall on 5.0 V rail

Table 14: J11 pin description

2.13.2 SPI




Figure 18: Block diagram SPI

The armStones supports two SPI channels¹. SPI B is available at 1.8V or 3.3V level. The usage of I2C B on the feature connector excludes SPI B.

2.13.3 PWM




Figure 19: Block diagram PWM

The armStone has three PWM-capable outputs with a 3.3V level.

2.13.4 ADC




Figure 20: Block diagram ADC

The armStone has three analog inputs¹. The input voltage range is from -2.0 V to 2.0 V with a 12-bit resolution. The analog digital converter (ADC) is connected to I2C A (address: 0x49).

¹Alternatively I2C A and one GPIO can be directly connected to the Feature Connector.

2.13.5 GPIO




Figure 21: Block diagram GPIOs

The armStone supports five dedicated GPIOs on a 3.3 V level. Depending on the configuration, additional GPIOs may be available.

2.13.6 Audio / I2S




Figure 22: Block diagram audio / I2S

For analog audio applications, the WM8904 codec is mounted¹. Depending on the configuration, the output can either be used for a headphone or LINE signals.

If needed, the microphone supply can be filtered by a ferrite bead.

¹ Alternatively to the codec, I2S signals are directly accessible at the Feature Connector (mounting option).

2.14 EEPROM

The armStone contains a 64Kb EEPROM (Type: N24S64B) which is connected to I2C_A (address: 0x50).

2.15 eMMC

The eMMC technology has limited erasing cycles and data retention depends on the temperature. It is important to know that high temperature above 50°C impacts data retention of eMMC¹, independently if the device is powered or not.

¹Please contact us for more information about data retention on eMMCs in high temperature environments.

2.16 RTC

The armStone contains a real time clock (RTC, Type: PCF85263ATL) which is connected to the internal I2C of the OSM module (address: 0x51). The time can be maintained by applying a suitable voltage to V_RTC¹ even if the armStone itself is not powered.

IMPORTANT NOTE: There is no reverse current protection implemented for V_RTC on the armStone.

2.17 EdgeLock SE05x

Optionally, the security chip SE05x from NXP can be applied for security functionalities. It is connected to I2C A (address: 0x48).

3 Characteristics

3.1 Absolute Maximum Ratings

| Description | Min | Max | Unit |
|--------------------------------|--------|-------|------|
| Power Input | | | |
| Supply voltage | -0.30 | 6.00 | V |
| Real time clock supply voltage | -0.50 | 6.50 | V |
| Signal Input | | | |
| SPI A (3.3 V) | -0.30 | 3.96 | V |
| GPIOs (3.3 V) | | | |
| UART C, D (3.3 V) | | | |
| I2C B (3.3 V) | | | |
| SPI B (1.8 V) | -0.30 | 1.98 | V |
| GPIOs (1.8 V) | | | |
| I2C A, E, D (1,8 V) | | | |
| I2S (1.8 V) | | | |
| CAN (1.8 V) | | | |
| UART B, E (1.8 V) | | | |
| PDM MIC | | | |
| SPI B (3.3 V) | -0.50 | 6.50 | V |
| UART B, E | | | |
| CAN | | | |
| PWM | | | |
| I2C A (3.3V) | -0.50 | 7.00 | V |
| ADC IN | -0.30 | 3.60 | V |
| LINE IN, MIC | -0.30 | 2.10 | V |
| CAN with transceiver | -58.00 | 58.00 | V |
| RS485 | -9.00 | 14.00 | V |
| RS232 (RxD, CTS) | -25.00 | 25.00 | V |
| USB CC | -0.50 | 5.30 | V |
| USB VBUS | -0.50 | 28.00 | V |

Table 15: Absolute maximum ratings

3.2 Recommended Operating Conditions

| Parameter | Description | Condition | Min | Typ | Max | Unit |
|------------------------------|--|--|-------|-----------------|-------------------|--------|
| General | | | | | | |
| V_5V_IN | Module main voltage | | 4.50 | 5.00 | 5.50 | V |
| V_RTC | Real time clock voltage | | 1.20 | 3.00 | 5.50 | V |
| V_12V_IN | Backlight voltage | | | 12.00 | 24.00 | V |
| V_USB_VBUS | | | 4.50 | 5.00 | 5.50 | V |
| V_3V3 | | | 3.15 | 3.30 | 3.45 | V |
| V_1V8 | | | 1.71 | 1.80 | 1.89 | V |
| V_CAN | Voltage output at J10. default = 3.3 V, optional = 5.0 V | default | 3.15 | 3.30 | 3.45 | V |
| | | optional | 4.50 | 5.00 | 5.50 | V |
| V_DISP_LCD | Supply voltage for LCD display at J8. default = 3.3 V, optional = 5.0 V | default | 3.15 | 3.30 | 3.45 | V |
| | | optional | 4.50 | 5.00 | 5.50 | V |
| V_IN_HIGH_3V3 | High-level input voltage, 3.3 V signals | | 2.15 | | 3.30 | V |
| V_IN_LOW_3V3 | Low-level input voltage, 3.3 V signals | | 0.00 | | 1.15 | V |
| V_IN_HIGH_1V8 | High-level input voltage, 1.8 V signals | | 1.35 | | 1.80 | V |
| V_IN_LOW_1V8 | Low-level input voltage, 1.8 V signals | | 0.00 | | 0.45 | V |
| I_V_3V3_OUT | Output current at Feature Connector | | | | 0.50 ¹ | A |
| I_V_5V0_OUT | Output current at Feature Connector | | | | 0.50 ² | A |
| P_V_BL | Current compatibility of backlight supply | | | | 7.00 | W |
| I_V_USB_VBUS | Output current for all USB ports combined | | | | 1.00 ² | A |
| I_V_DISP_LCD | Output current at connector J8 pin | at 3.30 V | | | 0.15 ¹ | A |
| | | at 5.00 V | | | 0.10 ² | A |
| I_V_CAN | Output current at connector J10 pin | at 3.30 V | | | 0.15 ¹ | A |
| | | at 5.00 V | | | 0.10 ² | A |
| I_V_BL | Current through backlight path | | | | 1.00 ³ | A |
| Analog Input / Output | | | | | | |
| FSR_ADC | ADC full scale input voltage range | 0 dBFS | -2.00 | | 2.00 | V |
| FSR_AU_LINE_IN | Audio LINE IN full scale input level | 0 dBFS | | 0.500 | | VRMS |
| FSR_AU_MIC_IN | Audio MIC IN full scale input level | single ended 0 dBFS | | 0.019 | | VRMS |
| | | differential 0 dBFS | | 0.032 | | VRMS |
| FSR_AU_LINE_OUT | Audio LINE OUT full scale output level | 0 dBFS | | 1.00 | | VRMS |
| P_AU_HP_OUT | Audio headphone output power | 0 dBFS 15 Ω ... 30 Ω | | 30.00 | | mW |
| Storage | | | | | | |
| T_STORE | Storage time | room temperature, no humidity control | | 12 ⁴ | | months |

¹ Overall max current is 1.00 A (I_V_3V3_OUT, I_V_DISP_LCD @ 3.3 V, I_V_CAN @ 3.3 V all together)

² Overall max current is 1.00 A (I_V_5V0_OUT, I_V_DISP_LCD @ 5.0 V, I_V_CAN @ 5.0 V all together)

³ Current is limited to 0.60 A if backlight is supplied by V_5V_IN (mounting option).

⁴ For longer storage time, vacuum dry packs are recommended

Table 16: Recommended operating conditions

4 Packaging & Labels

4.1 ESD

All F&S electrostatic discharge sensitive (ESDS) products are marked and will be shipped in ESD protective packaging.

4.2 Serial Number

All shipped F&S products are labeled with a matrix code sticker that includes the serial number. For product information visit www.fs-net.de/en/support/serial-number-info-and-rma/.

5 Appendix

5.1 Second source rules

The qualifications of products from a second source are done autonomously by F&S. This is necessary to guarantee delivery times and product life. A setup of release samples with released second sources is not possible. F&S does not use broker components without the consent of the customer.

5.2 RoHS and REACH statement

Please contact sales@fs-net.de for RoHS and REACH statements.

5.3 Important Notice

The information in this publication has been carefully checked and is believed to be entirely accurate at the time of publication. F&S Elektronik Systeme ("F&S") assumes no responsibility, however, for possible errors or omissions, or for any consequences resulting from the use of the information contained in this documentation.

F&S reserves the right to make changes in its products or product specifications or product documentation with the intent to improve function or design at any time and without notice and is not required to update this documentation to reflect such changes.

F&S makes no warranty or guarantee regarding the suitability of its products for any particular purpose, nor does F&S assume any liability arising out of the documentation or use of any product and specifically disclaims any and all liability, including without limitation any consequential or incidental damages.

Specific testing of all parameters of each device is not necessarily performed unless required by law or regulation.

Products are not designed, intended, or authorized for use as components in systems intended for applications intended to support or sustain life, or for any other application in which the failure of the product from F&S could create a situation where personal injury or death may occur. Should the Buyer purchase or use a F&S product for any such unintended or unauthorized application, the Buyer shall indemnify and hold F&S and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if such claim alleges that F&S was negligent regarding the design or manufacture of said product.

Specifications are subject to change without notice.

6 Warranty Terms

6.1 Hardware Warranties

F&S guarantees hardware products against defects in workmanship and material for a period of one (1) year from the date of shipment. Your sole remedy and F&S's sole liability shall be for F&S, at its sole discretion, to either repair or replace the defective hardware product at no charge or to refund the purchase price. Shipment costs in both directions are the responsibility of the customer. This warranty is void if the hardware product has been altered or damaged by accident, misuse or abuse.

6.2 Software Warranties

Software is provided "AS IS". F&S makes no warranties, either express or implied, with regard to the software object code or software source code either or with respect to any third party materials or intellectual property obtained from third parties. F&S makes no warranty that the software is useable or fit for any particular purpose. This warranty replaces all other warranties written or unwritten. F&S expressly disclaims any such warranties. In no case shall F&S be liable for any consequential damages.

6.3 Disclaimer of Warranty

THIS WARRANTY IS MADE IN PLACE OF ANY OTHER WARRANTY, WHETHER EXPRESSED, OR IMPLIED, OF MERCHANTABILITY, FITNESS FOR A SPECIFIC PURPOSE, NON-INFRINGEMENT OR THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION, EXCEPT THE WARRANTY EXPRESSLY STATED HEREIN. THE REMEDIES SET FORTH HEREIN SHALL BE THE SOLE AND EXCLUSIVE REMEDIES OF ANY PURCHASER WITH RESPECT TO ANY DEFECTIVE PRODUCT.

6.4 Limitation on Liability

UNDER NO CIRCUMSTANCES SHALL F&S BE LIABLE FOR ANY LOSS, DAMAGE OR EXPENSE SUFFERED OR INCURRED WITH RESPECT TO ANY DEFECTIVE PRODUCT. IN NO EVENT SHALL F&S BE LIABLE FOR ANY INCIDENTAL OR CONSEQUENTIAL DAMAGES THAT YOU MAY SUFFER DIRECTLY OR INDIRECTLY FROM USE OF ANY PRODUCT. BY ORDERING THE PRODUCT, THE CUSTOMER APPROVES THAT THE F&S PRODUCT, HARDWARE AND SOFTWARE, WAS THOROUGHLY TESTED AND HAS MET THE CUSTOMER'S REQUIREMENTS AND SPECIFICATIONS